Content

1. General Description ........................................................................................................... 6

2. Block Diagram .................................................................................................................. 6

3. Feature .............................................................................................................................. 7

4. Pin Configuration ............................................................................................................ 8

4.1 Pin Configuration I: 16-bit mode .................................................................................... 8
4.2 Pin Configuration II: 8-bit mode ..................................................................................... 9

5. Pin Description ................................................................................................................. 10

5.1 Processor Interface ....................................................................................................... 10
5.1.1 8-bit mode .................................................................................................................. 10
5.2 EEPROM Interface ....................................................................................................... 11
5.3 Clock Interface ............................................................................................................. 11
5.4 LED Interface .............................................................................................................. 11
5.5 10/100 PHY/Fiber ........................................................................................................ 11
5.6 Miscellaneous ............................................................................................................... 12
5.7 Power Pins ................................................................................................................... 12
5.8 strap pins table .............................................................................................................. 12

6. Vendor Control and Status Register Set ....................................................................... 13

6.1 Network Control Register (00H) .................................................................................... 14
6.2 Network Status Register (01H) ..................................................................................... 15
6.3 TX Control Register (02H) .......................................................................................... 15
6.4 TX Status Register I (03H) for packet index I ................................................................. 15
6.5 TX Status Register II (04H) for packet index II ............................................................ 16
6.6 RX Control Register (05H) .......................................................................................... 16
6.7 RX Status Register (06H) ............................................................................................ 16
<table>
<thead>
<tr>
<th>Register Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>6.8 Receive Overflow Counter Register (07H)</td>
<td>17</td>
</tr>
<tr>
<td>6.9 Back Pressure Threshold Register (08H)</td>
<td>17</td>
</tr>
<tr>
<td>6.10 Flow Control Threshold Register (09H)</td>
<td>17</td>
</tr>
<tr>
<td>6.11 RX/TX Flow Control Register (0AH)</td>
<td>18</td>
</tr>
<tr>
<td>6.12 EEPROM &amp; PHY Control Register (0BH)</td>
<td>18</td>
</tr>
<tr>
<td>6.13 EEPROM &amp; PHY Address Register (0CH)</td>
<td>18</td>
</tr>
<tr>
<td>6.14 EEPROM &amp; PHY Data Register (0DH-0EH)</td>
<td>18</td>
</tr>
<tr>
<td>6.15 Wake Up Control Register (0FH)</td>
<td>19</td>
</tr>
<tr>
<td>6.16 Physical Address Register (10H-15H)</td>
<td>19</td>
</tr>
<tr>
<td>6.17 Multicast Address Register (16H-IDH)</td>
<td>19</td>
</tr>
<tr>
<td>6.18 General purpose control Register (1EH)</td>
<td>19</td>
</tr>
<tr>
<td>6.19 General purpose Register (1FH)</td>
<td>20</td>
</tr>
<tr>
<td>6.20 TX SRAM Read Pointer Address Register (22H-23H)</td>
<td>20</td>
</tr>
<tr>
<td>6.21 RX SRAM Write Pointer Address Register (24H-25H)</td>
<td>20</td>
</tr>
<tr>
<td>6.22 Vendor ID Register (28H-29H)</td>
<td>20</td>
</tr>
<tr>
<td>6.23 Product ID Register (2AH-2BH)</td>
<td>20</td>
</tr>
<tr>
<td>6.24 Chip Revision Register (2CH)</td>
<td>20</td>
</tr>
<tr>
<td>6.25 Transmit Control Register 2 (2DH)</td>
<td>20</td>
</tr>
<tr>
<td>6.26 Operation Test Control Register (2EH)</td>
<td>21</td>
</tr>
<tr>
<td>6.27 Special Mode Control Register (2FH)</td>
<td>21</td>
</tr>
<tr>
<td>6.28 Early Transmit Control/Status Register (30H)</td>
<td>22</td>
</tr>
<tr>
<td>6.29 Check Sum Control Register (31H)</td>
<td>22</td>
</tr>
<tr>
<td>6.30 Receive Check Sum Control Status Register (32H)</td>
<td>22</td>
</tr>
<tr>
<td>6.31 Memory Data Pre-Fetch Read Command without Address Increment (F0H)</td>
<td>23</td>
</tr>
<tr>
<td>6.32 Memory Data Read Command without Address Increment Register (F1H)</td>
<td>23</td>
</tr>
<tr>
<td>6.33 Memory Data Read Command with Address Increment Register (F2H)</td>
<td>23</td>
</tr>
<tr>
<td>6.34 Memory Data Read_address Register (F4H-F5H)</td>
<td>23</td>
</tr>
<tr>
<td>6.35 Memory Data Write Command without Address Increment Register (F6H)</td>
<td>23</td>
</tr>
<tr>
<td>6.36 Memory data write command with address increment Register (F8H)</td>
<td>23</td>
</tr>
<tr>
<td>6.37 Memory data write_address Register (FAH-FBH)</td>
<td>23</td>
</tr>
<tr>
<td>6.38 TX Packet Length Register (FCH-FDH)</td>
<td>23</td>
</tr>
<tr>
<td>6.39 Interrupt Status Register (FEH)</td>
<td>24</td>
</tr>
<tr>
<td>6.40 Interrupt Mask Register (FFH)</td>
<td>24</td>
</tr>
</tbody>
</table>
7. EEPROM Format ................................................................. 25

8. PHY Register Description ....................................................... 26

8.1 Basic Mode Control Register (BMCR) - 00 .................................... 27
8.2 Basic Mode Status Register (BMSR) - 01 .................................... 28
8.3 PHY ID Identifier Register #1 (PHYIDR1) - 02 ................................. 29
8.4 PHY ID Identifier Register #2 (PHYIDR2) - 03 ................................. 30
8.5 Auto-negotiation Advertisement Register (ANAR) - 04 ......................... 31
8.6 Auto-negotiation Link Partner Ability Register (ANLPAR) - 05 ................. 32
8.7 Auto-negotiation Expansion Register (ANER) - 06 ............................ 33
8.8 DAVICOM Specified Configuration Register (DSCR) - 16 ...................... 33
8.9 DAVICOM Specified Configuration and Status Register (DSCSR) - 17 ............. 35
8.10 10Base-T Configuration / Status (10BTCSR) - 18 ......................... 36
8.11 Power Down Control Register (PWDOR) - 19 .............................. 37
8.12(Specified config) Register – 20 ........................................... 37

9. Functional Description ............................................................ 39

9.1 Host Interface ......................................................................... 39
9.2 Direct Memory Access Control .................................................. 39
9.3 Packet Transmission ............................................................... 39
9.4 Packet Reception ..................................................................... 39
9.5 100Base-TX Operation ........................................................... 39
9.6 100Base-TX Receiver ............................................................... 40
9.7 10Base-T Operation ............................................................... 40
9.8 Collision Detection ................................................................. 40
9.9 Carrier Sense .......................................................................... 40
9.10 Auto-Negotiation ................................................................. 40
9.11 Power Reduced Mode ........................................................... 40

10. DC and AC Electrical Characteristics ........................................ 45

10.1 Absolute Maximum Ratings(2 Ĉ) .............................................. 45
10.1.1 Operating Conditions
10.2 DC Electrical Characteristics (VDD = 3.3V)
10.3 AC Electrical Characteristics & Timing Waveform
10.3.1 TP Interface
10.3.2 Oscillator/Crystal Timing
10.3.3 Processor Register Read Timing
10.3.4 Processor Register Write Timing
10.3.5 EEPROM Interface Timing

11. Application Notes

11.1 Network Interface Signal Routing
11.2 10Base-T/100Base-TX (Auto MDIX Application)
11.3 10Base-T/100Base-TX (Non Auto MDIX Application)
11.4 Power Decoupling Capacitors
11.5 Ground Plane Layout
11.6 Power Plane Partitioning
11.7 Magnetics Selection Guide
11.8 Crystal Selection Guide

12. Package Information

13. Ordering Information
1. General Description

The DM9000A is a fully integrated and cost-effective low pin count single chip Fast Ethernet controller with a general processor interface, a 10/100M PHY and 4K Dword SRAM. It is designed with low power and high performance process that support 3.3V with 5V IO tolerance.

The DM9000A supports 8-bit and 16-bit data interfaces to internal memory accesses for various processors. The PHY of the DM9000A can interface to the UTP3, 4, 5 in 10Base-T and UTP5 in 100Base-TX with AUTO-MDIX. It is fully compliant with the IEEE 802.3u Spec. Its auto-negotiation function will automatically configure the DM9000A to take the maximum advantage of its abilities. The DM9000A also supports IEEE 802.3x full-duplex flow control.

2. Block Diagram
3. Features

- 48-pin LQFP
- Supports processor interface: byte/word of I/O command to internal memory data operation
- Integrated 10/100M transceiver with AUTO-MDIX
- Supports back pressure mode for half-duplex mode flow control
- IEEE802.3x flow control for full-duplex mode
- Supports wakeup frame, link status change and magic packet events for remote wake up
- Integrated 16K Byte SRAM
- Build in 3.3V to 2.5V regulator
- Supports early Transmit
- Supports IP/TCP/UDP checksum generation and checking
- Supports automatically load vendor ID and product ID from EEPROM
- Optional EEPROM configuration
- Very low power consumption mode:
  - Power reduced mode (cable detection)
  - Power down mode
  - Selectable TX drivers for 1:1 or 1.25:1 transformers for additional power reduction.
- Compatible with 3.3V and 5.0V tolerant I/O
4. Pin Configuration

4.1 (16-bit mode)
4.2 (8-bit mode)

DM9000A
Ethernet Controller with General Processor Interface

DM9000A
(8-bit mode)
### 5. Pin Description

I = Input  O = Output  I/O = Input/Output  O/D = Open Drain  P = Power  
# = asserted low  PD = internal pull-low about 60K

#### 5.1 Processor Interface

<table>
<thead>
<tr>
<th>Pin No.</th>
<th>Pin Name</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
</table>
| 35      | IOR#     | I,PD | Processor Read Command  
This pin is low active at default, its polarity can be modified by EEPROM setting.  
See the EEPROM content description for detail. |
| 36      | IOW#     | I,PD | Processor Write Command  
This pin is low active at default, its polarity can be modified by EEPROM setting.  
See the EEPROM content description for detail. |
| 37      | CS#      | I,PD | Chip Select  
A default low active signal used to select the DM9000A. Its polarity can be  
modified by EEPROM setting. See the EEPROM content description for detail. |
| 32      | CMD      | I,PD | Command Type  
When high, the access of this command cycle is DATA port  
When low, the access of this command cycle is INDEX port |
| 34      | INT      | O,PD | Interrupt Request  
This pin is high active at default, its polarity can be modified by EEPROM  
setting or by strap pin EECK. See the EEPROM content description for  
detail. |
| 18,17,16,14,13,12,11,10 | SD0~7 | I/O,PD | Processor Data Bus bit 0~7 |
| 31,29,28,27,26,25,24,22 | SD8~15 | I/O,PD | Processor Data Bus bit 8~15  
In 16-bit mode, these pins act as the processor data bus bit 8~15;  
When EECS pin is pulled high, they have other definitions. See 8-bit mode pin  
description for details. |

#### 5.1.1 8-bit mode pins

<table>
<thead>
<tr>
<th>Pin No.</th>
<th>Pin Name</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>22</td>
<td>WAKE</td>
<td>O,PD</td>
<td>Issue a wake up signal when wake up event happens</td>
</tr>
</tbody>
</table>
| 24      | LED3     | O,PD | Full-duplex LED  
In LED mode 1, Its low output indicates that the internal PHY is operated  
in full-duplex mode, or it is floating for the half-duplex mode of the  
internal PHY  
In LED mode 0, Its low output indicates that the internal PHY is operated  
in 10M mode, or it is floating for the 100M mode of the internal PHY  
Note: LED mode is defined in EEPROM setting. |
| 25,26,27 | GP6~4   | O,PD | General Purpose output pins:  
These pins are output only for general purpose that are configured by  
register 1Fh.  
GP6 pin also act as trap pin for the INT output type.  
When GP6 is pulled high, the INT is Open-Drain output type;  
Otherwise it is force output type. |
5.2 EEPROM Interface

<table>
<thead>
<tr>
<th>Pin No.</th>
<th>Pin Name</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>19</td>
<td>EEDIO</td>
<td>I/O,PD</td>
<td>IO Data to EEPROM</td>
</tr>
<tr>
<td>20</td>
<td>EECK</td>
<td>O,PD</td>
<td>Clock to EEPROM</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>This pin is also used as the strap pin of the polarity of the INT pin.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>When this pin is pulled high, the INT pin is low active; otherwise the INT</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>pin is high active.</td>
</tr>
<tr>
<td>21</td>
<td>EECS</td>
<td>O,PD</td>
<td>Chip Select to EEPROM</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>This pin is also used as a strap pin to define the internal memory data</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>bus width. When it is pulled high, the memory access bus is 8-bit;</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Otherwise it is 16-bit.</td>
</tr>
</tbody>
</table>

5.3 Clock Interface

<table>
<thead>
<tr>
<th>Pin No.</th>
<th>Pin Name</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>43</td>
<td>X2</td>
<td>O</td>
<td>Crystal 25MHz Out</td>
</tr>
<tr>
<td>44</td>
<td>X1</td>
<td>I</td>
<td>Crystal 25MHz In</td>
</tr>
</tbody>
</table>

5.4 LED Interface

<table>
<thead>
<tr>
<th>Pin No.</th>
<th>Pin Name</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>39</td>
<td>LED1</td>
<td>O</td>
<td>Speed LED</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Its low output indicates that the internal PHY is operated in 100M/S, or it</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>is floating for the 10M mode of the internal PHY.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>This pin also acts as ISA bus IO16 defined in EEPROM setting in 16-bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>mode.</td>
</tr>
<tr>
<td>38</td>
<td>LED2</td>
<td>O</td>
<td>Link / Active LED</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>In LED mode 1, it is the combined LED of link and carrier sense signal of</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>the internal PHY.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>In LED mode 0, it is the LED of the carrier sense signal of the internal</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>PHY only</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>This pin also acts as ISA bus IOWAIT or WAKE defined in EEPROM setting in</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>16-bit mode.</td>
</tr>
</tbody>
</table>

5.5 10/100 PHY/Fiber

<table>
<thead>
<tr>
<th>Pin No.</th>
<th>Pin Name</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>46</td>
<td>SD</td>
<td>I</td>
<td>Fiber-optic Signal Detect</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>PECL signal, which indicates whether or not the fiber-optic receive pair is</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>receiving valid levels</td>
</tr>
<tr>
<td>48</td>
<td>BGGND</td>
<td>P</td>
<td>Bandgap Ground</td>
</tr>
<tr>
<td>1</td>
<td>BGRES</td>
<td>I/O</td>
<td>Bandgap Pin</td>
</tr>
</tbody>
</table>
### 2.5V power output for TP RX
- **RXVDD25**
- **TXVDD25**

### TP RX Input
- **RX+**
- **RX-**

### RX Ground
- **RXGND**

### TX Ground
- **TXGND**

### TP TX Output
- **TX+**
- **TX-**

### 5.6 Miscellaneous

<table>
<thead>
<tr>
<th>Pin No.</th>
<th>Pin Name</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>41</td>
<td>TEST</td>
<td>I</td>
<td>Operation Mode Force to ground in normal application</td>
</tr>
<tr>
<td>40</td>
<td>PWRST#</td>
<td>I</td>
<td>Power on Reset Active low signal to initiate the DM9000A The DM9000A is ready after 5us when this pin deasserted</td>
</tr>
</tbody>
</table>

### 5.7 Power Pins

<table>
<thead>
<tr>
<th>Pin No.</th>
<th>Pin Name</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>23,30,42</td>
<td>VDD</td>
<td>P</td>
<td>Digital VDD 3.3V power input</td>
</tr>
<tr>
<td>15,33,45</td>
<td>GND</td>
<td>P</td>
<td>Digital GND</td>
</tr>
</tbody>
</table>

### 5.8 strap pins table

1: pull-high 1K~10K, 0: floating (default)

<table>
<thead>
<tr>
<th>Pin No.</th>
<th>Pin Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>20</td>
<td>EECK</td>
<td>Polarity of INT 1: INT pin low active; 0: INT pin high active</td>
</tr>
<tr>
<td>21</td>
<td>EECS</td>
<td>DATA Bus Width 1: 8-bit 0: 16-bit</td>
</tr>
<tr>
<td>25</td>
<td>GP6</td>
<td>INT output type in 8-bit mode 1: Open-Drain 0: force mode</td>
</tr>
</tbody>
</table>
6. Vendor Control and Status Register Set

The DM9000A implements several control and status registers, which can be accessed by the host. These CSRs are byte aligned. All CSRs are set to their default values by hardware or software reset unless they are specified.

<table>
<thead>
<tr>
<th>Register</th>
<th>Description</th>
<th>Offset</th>
<th>Default value after reset</th>
</tr>
</thead>
<tbody>
<tr>
<td>NCR</td>
<td>Network Control Register</td>
<td>00H</td>
<td>00H</td>
</tr>
<tr>
<td>NSR</td>
<td>Network Status Register</td>
<td>01H</td>
<td>00H</td>
</tr>
<tr>
<td>TCR</td>
<td>TX Control Register</td>
<td>02H</td>
<td>00H</td>
</tr>
<tr>
<td>TSR I</td>
<td>TX Status Register I</td>
<td>03H</td>
<td>00H</td>
</tr>
<tr>
<td>TSR II</td>
<td>TX Status Register II</td>
<td>04H</td>
<td>00H</td>
</tr>
<tr>
<td>RCR</td>
<td>RX Control Register</td>
<td>05H</td>
<td>00H</td>
</tr>
<tr>
<td>RSR</td>
<td>RX Status Register</td>
<td>06H</td>
<td>00H</td>
</tr>
<tr>
<td>ROCR</td>
<td>Receive Overflow Counter Register</td>
<td>07H</td>
<td>00H</td>
</tr>
<tr>
<td>BPTR</td>
<td>Back Pressure Threshold Register</td>
<td>08H</td>
<td>37H</td>
</tr>
<tr>
<td>FCTR</td>
<td>Flow Control Threshold Register</td>
<td>09H</td>
<td>38H</td>
</tr>
<tr>
<td>FCR</td>
<td>RX Flow Control Register</td>
<td>0AH</td>
<td>00H</td>
</tr>
<tr>
<td>EPCR</td>
<td>EEPROM &amp; PHY Control Register</td>
<td>0BH</td>
<td>00H</td>
</tr>
<tr>
<td>EPAR</td>
<td>EEPROM &amp; PHY Address Register</td>
<td>0CH</td>
<td>00H</td>
</tr>
<tr>
<td>EPDRL</td>
<td>EEPROM &amp; PHY Low Byte Data Register</td>
<td>0DH</td>
<td>XXH</td>
</tr>
<tr>
<td>EPDRH</td>
<td>EEPROM &amp; PHY High Byte Data Register</td>
<td>0EH</td>
<td>XXH</td>
</tr>
<tr>
<td>WCR</td>
<td>Wake Up Control Register  (in 8-bit mode)</td>
<td>0FH</td>
<td>00H</td>
</tr>
<tr>
<td>PAR</td>
<td>Physical Address Register</td>
<td>10H-15H</td>
<td>Determined by EEPROM</td>
</tr>
<tr>
<td>MAR</td>
<td>Multicast Address Register</td>
<td>16H-1DH</td>
<td>XXH</td>
</tr>
<tr>
<td>GPCR</td>
<td>General Purpose Control Register (in 8-bit mode)</td>
<td>1EH</td>
<td>01H</td>
</tr>
<tr>
<td>GPR</td>
<td>General Purpose Register</td>
<td>1FH</td>
<td>XXH</td>
</tr>
<tr>
<td>TRPAL</td>
<td>TX SRAM Read Pointer Address Low Byte</td>
<td>22H</td>
<td>00H</td>
</tr>
<tr>
<td>TRPAH</td>
<td>TX SRAM Read Pointer Address High Byte</td>
<td>23H</td>
<td>00H</td>
</tr>
<tr>
<td>RWPAL</td>
<td>RX SRAM Write Pointer Address Low Byte</td>
<td>24H</td>
<td>00H</td>
</tr>
<tr>
<td>RWPAH</td>
<td>RX SRAM Write Pointer Address High Byte</td>
<td>25H</td>
<td>0CH</td>
</tr>
<tr>
<td>VID</td>
<td>Vendor ID</td>
<td>28H-29H</td>
<td>0A46H</td>
</tr>
<tr>
<td>PID</td>
<td>Product ID</td>
<td>2AH-2BH</td>
<td>9000H</td>
</tr>
<tr>
<td>CHIPR</td>
<td>CHIP Revision</td>
<td>2CH</td>
<td>18H</td>
</tr>
<tr>
<td>TCR2</td>
<td>TX Control Register 2</td>
<td>2DH</td>
<td>00H</td>
</tr>
<tr>
<td>OCR</td>
<td>Operation Control Register</td>
<td>2EH</td>
<td>00H</td>
</tr>
<tr>
<td>SMCR</td>
<td>Special Mode Control Register</td>
<td>2FH</td>
<td>00H</td>
</tr>
<tr>
<td>ETXCSR</td>
<td>Early Transmit Control/Status Register</td>
<td>30H</td>
<td>00H</td>
</tr>
<tr>
<td>TCSGR</td>
<td>Transmit Check Sum Control Register</td>
<td>31H</td>
<td>00H</td>
</tr>
<tr>
<td>RCSCSR</td>
<td>Receive Check Sum Control Status Register</td>
<td>32H</td>
<td>00H</td>
</tr>
<tr>
<td>MRCMDX</td>
<td>Memory Data Pre-Fetch Read Command Without Address Increment Register</td>
<td>F0H</td>
<td>XXH</td>
</tr>
<tr>
<td>MRCMDX1</td>
<td>Memory Data Read Command With Address Increment Register</td>
<td>F1H</td>
<td>XXH</td>
</tr>
<tr>
<td>MRCMD</td>
<td>Memory Data Read Command With Address Increment Register</td>
<td>F2H</td>
<td>XXH</td>
</tr>
</tbody>
</table>
### DM9000A Ethernet Controller with General Processor Interface

<table>
<thead>
<tr>
<th>Register</th>
<th>Default</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>MRRL Memory Data Read Low Byte</td>
<td>F4H</td>
<td>Address Register Low Byte</td>
</tr>
<tr>
<td>MRRH Memory Data Read High Byte</td>
<td>F5H</td>
<td>Address Register High Byte</td>
</tr>
<tr>
<td>MWCMDX Memory Data Write Cmd W/</td>
<td>F6H</td>
<td>Address Increment Register</td>
</tr>
<tr>
<td>MWCMD Memory Data Write Cmd W/</td>
<td>F8H</td>
<td>Address Increment Register</td>
</tr>
<tr>
<td>MWRLL Memory Data Write Low Byte</td>
<td>FAH</td>
<td>Address Register Low Byte</td>
</tr>
<tr>
<td>MWRH Memory Data Write High Byte</td>
<td>FBH</td>
<td>Address Register High Byte</td>
</tr>
<tr>
<td>TXPLL TX Packet Length Low Byte</td>
<td>FCH</td>
<td>Register</td>
</tr>
<tr>
<td>TXPLH TX Packet Length High Byte</td>
<td>FDH</td>
<td>Register</td>
</tr>
<tr>
<td>ISR Interrupt Status Register</td>
<td>FEH</td>
<td>00H</td>
</tr>
<tr>
<td>IMR Interrupt Mask Register</td>
<td>FFH</td>
<td>00H</td>
</tr>
</tbody>
</table>

#### Key to Default

In the register description that follows, the default column takes the form:

- **<Reset Value>, <Access Type>**
- **Access Type:**
  - RO = Read only
  - RW = Read/Write
  - RW/C1 = Read/Write and Cleared by write 1
  - WO = Write only

**<Reset Value>**:
- 1 = Bit set to logic one
- 0 = Bit set to logic zero
- X = No default value
- P = power on reset default value
- H = hardware reset default value
- S = software reset default value

Reserved bits are shaded and should be written with 0. Reserved bits are undefined on read access.

#### 6.1 Network Control Register (00H)

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Default</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>RESERVED</td>
<td>PH0,RW</td>
<td>Reserved</td>
</tr>
<tr>
<td>6</td>
<td>WAKEEN</td>
<td>P0,RW</td>
<td>Wakeup Event Enable work in 8-bit mode</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>When set, it enables the wakeup function. Clearing this bit will also clears all</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>wakeup event status</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>This bit will not be affected after a software reset</td>
</tr>
<tr>
<td>5</td>
<td>RESERVED</td>
<td>0,RO</td>
<td>Reserved</td>
</tr>
<tr>
<td>4</td>
<td>FCOL</td>
<td>PHS0,RW</td>
<td>Force Collision Mode, used for testing</td>
</tr>
<tr>
<td>3</td>
<td>FDX</td>
<td>PHS0,RO</td>
<td>Full-Duplex Mode of the internal PHY.</td>
</tr>
<tr>
<td>2:1</td>
<td>LBK</td>
<td>PHS00,</td>
<td>Loopback Mode</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RW</td>
<td>Bit</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0 1</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1 0</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1 1</td>
</tr>
<tr>
<td>0</td>
<td>RST</td>
<td>PH0,RW</td>
<td>Software reset and auto clear after 10us</td>
</tr>
</tbody>
</table>
### 6.2 Network Status Register (01H)

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Default</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>SPEED</td>
<td>X,RO</td>
<td>Media Speed 0:100Mbps 1:10Mbps, when Internal PHY is used. This bit has no meaning when LINKST=0</td>
</tr>
<tr>
<td>6</td>
<td>LINKST</td>
<td>X,RO</td>
<td>Link Status 0:link failed 1:link OK,</td>
</tr>
<tr>
<td>5</td>
<td>WAKEST</td>
<td>P0, RW/C1</td>
<td>Wakeup Event Status. Clears by read or write 1 (work in 8-bit mode)</td>
</tr>
<tr>
<td>4</td>
<td>RESERVED</td>
<td>0,RO</td>
<td>This bit will not be affected after software reset</td>
</tr>
<tr>
<td>3</td>
<td>TX2END</td>
<td>PHS0, RW/C1</td>
<td>TX Packet 2 Complete Status. Clears by read or write 1</td>
</tr>
<tr>
<td>2</td>
<td>TX1END</td>
<td>PHS0, RW/C1</td>
<td>TX Packet 1 Complete status. Clears by read or write 1</td>
</tr>
<tr>
<td>1</td>
<td>RXOV</td>
<td>PHS0,RO</td>
<td>RX FIFO Overflow</td>
</tr>
<tr>
<td>0</td>
<td>RESERVED</td>
<td>0,RO</td>
<td>Reserved</td>
</tr>
</tbody>
</table>

### 6.3 TX Control Register (02H)

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Default</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>RESERVED</td>
<td>0,RO</td>
<td>Reserved</td>
</tr>
<tr>
<td>6</td>
<td>TJDIS</td>
<td>PHS0, RW</td>
<td>Transmit Jabber Disable. When set, the transmit Jabber Timer (2048 bytes) is disabled. Otherwise it is Enable</td>
</tr>
<tr>
<td>5</td>
<td>EXCECM</td>
<td>PHS0, RW</td>
<td>Excessive Collision Mode Control ; 0: aborts this packet when excessive collision counts more than 15, 1: still tries to transmit this packet</td>
</tr>
<tr>
<td>4</td>
<td>PAD_DIS2</td>
<td>PHS0, RW</td>
<td>PAD Appends Disable for Packet Index 2</td>
</tr>
<tr>
<td>3</td>
<td>CRC_DIS2</td>
<td>PHS0, RW</td>
<td>CRC Appends Disable for Packet Index 2</td>
</tr>
<tr>
<td>2</td>
<td>PAD_DIS1</td>
<td>PHS0, RW</td>
<td>PAD Appends Disable for Packet Index 1</td>
</tr>
<tr>
<td>1</td>
<td>CRC_DIS1</td>
<td>PHS0, RW</td>
<td>CRC Appends Disable for Packet Index 1</td>
</tr>
<tr>
<td>0</td>
<td>TXREQ</td>
<td>PHS0, RW</td>
<td>TX Request. Auto clears after sending completely</td>
</tr>
</tbody>
</table>

### 6.4 TX Status Register I (03H) for packet index I

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Default</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>TJTO</td>
<td>PHS0,RO</td>
<td>Transmit Jabber Time Out. It is set to indicate that the transmitted frame is truncated due to more than 2048 bytes are transmitted</td>
</tr>
<tr>
<td>6</td>
<td>LC</td>
<td>PHS0,RO</td>
<td>Loss of Carrier. It is set to indicate the loss of carrier during the frame transmission. It is not valid in internal loopback mode</td>
</tr>
<tr>
<td>5</td>
<td>NC</td>
<td>PHS0,RO</td>
<td>No Carrier. It is set to indicate that there is no carrier signal during the frame transmission. It is not valid in internal loopback mode</td>
</tr>
<tr>
<td>4</td>
<td>LC</td>
<td>PHS0,RO</td>
<td>Late Collision. It is set when a collision occurs after the collision window of 64 bytes</td>
</tr>
<tr>
<td>3</td>
<td>COL</td>
<td>PHS0,RO</td>
<td>Collision Packet. It is set to indicate that the collision occurs during transmission</td>
</tr>
<tr>
<td>2</td>
<td>EC</td>
<td>PHS0,RO</td>
<td>Excessive Collision. It is set to indicate that the transmission is aborted due to 16 excessive collisions</td>
</tr>
<tr>
<td>1:0</td>
<td>RESERVED</td>
<td>0,RO</td>
<td>Reserved</td>
</tr>
</tbody>
</table>
### 6.5 TX Status Register II (04H) for packet index 11

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Default</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>TJTO</td>
<td>PHS0,RO</td>
<td>Transmit Jabber Time Out. It is set to indicate that the transmitted frame is truncated due to more than 2048 bytes being transmitted.</td>
</tr>
<tr>
<td>6</td>
<td>LC</td>
<td>PHS0,RO</td>
<td>Loss of Carrier. It is set to indicate the loss of carrier during the frame transmission. It is not valid in internal loopback mode.</td>
</tr>
<tr>
<td>5</td>
<td>NC</td>
<td>PHS0,RO</td>
<td>No Carrier. It is set to indicate that there is no carrier signal during the frame transmission. It is not valid in internal loopback mode.</td>
</tr>
<tr>
<td>4</td>
<td>LC</td>
<td>PHS0,RO</td>
<td>Late Collision. It is set when a collision occurs after the collision window of 64 bytes.</td>
</tr>
<tr>
<td>3</td>
<td>COL</td>
<td>PHS0,RO</td>
<td>Collision packet, collision occurs during transmission.</td>
</tr>
<tr>
<td>2</td>
<td>EC</td>
<td>PHS0,RO</td>
<td>Excessive Collision. It is set to indicate that the transmission is aborted due to 16 excessive collisions.</td>
</tr>
<tr>
<td>1:0</td>
<td>RESERVED</td>
<td>0,RO</td>
<td>Reserved.</td>
</tr>
</tbody>
</table>

### 6.6 RX Control Register (05H)

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Default</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>RESERVED</td>
<td>PHS0,RW</td>
<td>Reserved. Watchdog Timer Disable. When set, the Watchdog Timer (2048 bytes) is disabled. Otherwise it is enabled.</td>
</tr>
<tr>
<td>6</td>
<td>WTDIS</td>
<td>PHS0,RW</td>
<td>Discard Long Packet. Packet length is over 1522 bytes.</td>
</tr>
<tr>
<td>5</td>
<td>DIS_LONG</td>
<td>PHS0,RW</td>
<td>Discard CRC Error Packet.</td>
</tr>
<tr>
<td>4</td>
<td>ALL</td>
<td>PHS0,RW</td>
<td>Pass All Multicast.</td>
</tr>
<tr>
<td>3</td>
<td>RUNT</td>
<td>PHS0,RW</td>
<td>Pass Runt Packet.</td>
</tr>
<tr>
<td>2</td>
<td>PRMSC</td>
<td>PHS0,RW</td>
<td>Promiscuous Mode.</td>
</tr>
<tr>
<td>1</td>
<td>RXEN</td>
<td>PHS0,RW</td>
<td>RX Enable.</td>
</tr>
</tbody>
</table>

### 6.7 RX Status Register (06H)

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Default</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>RF</td>
<td>PHS0,RO</td>
<td>Runt Frame. It is set to indicate that the size of the received frame is smaller than 64 bytes.</td>
</tr>
<tr>
<td>6</td>
<td>MF</td>
<td>PHS0,RO</td>
<td>Multicast Frame. It is set to indicate that the received frame has a multicast address.</td>
</tr>
<tr>
<td>5</td>
<td>LCS</td>
<td>PHS0,RO</td>
<td>Late Collision Seen. It is set to indicate that a late collision is found during the frame reception.</td>
</tr>
<tr>
<td>4</td>
<td>RWTO</td>
<td>PHS0,RO</td>
<td>Receive Watchdog Time-Out. It is set to indicate that it receives more than 2048 bytes.</td>
</tr>
<tr>
<td>3</td>
<td>PLE</td>
<td>PHS0,RO</td>
<td>Physical Layer Error. It is set to indicate that a physical layer error is found during the frame reception.</td>
</tr>
<tr>
<td>2</td>
<td>AE</td>
<td>PHS0,RO</td>
<td>Alignment Error. It is set to indicate that the received frame ends with a non-byte boundary.</td>
</tr>
<tr>
<td>1</td>
<td>CE</td>
<td>PHS0,RO</td>
<td>CRC Error. It is set to indicate that the received frame ends with a CRC error.</td>
</tr>
<tr>
<td>0</td>
<td>FOE</td>
<td>PHS0,RO</td>
<td>FIFO Overflow Error. It is set to indicate that a FIFO overflow error happens during the frame reception.</td>
</tr>
</tbody>
</table>
### 6.8 Receive Overflow Counter Register (07H)

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Default</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>RXFU</td>
<td>PHS0,R/C</td>
<td>Receive Overflow Counter Overflow</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>This bit is set when the ROC has an overflow condition</td>
</tr>
<tr>
<td>6:0</td>
<td>ROC</td>
<td>PHS0,R/C</td>
<td>Receive Overflow Counter</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>This is a statistic counter to indicate the received packet count upon FIFO overflow</td>
</tr>
</tbody>
</table>

### 6.9 Back Pressure Threshold Register (08H)

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Default</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7:4</td>
<td>BPHW</td>
<td>PHS3,</td>
<td>Back Pressure High Water Overflow Threshold. MAC will generate the jam pattern when RX SRAM free space is lower than this threshold value</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RW</td>
<td>The default is 3K-byte free space. Please do not exceed SRAM size (1 unit=1K bytes)</td>
</tr>
<tr>
<td>3:0</td>
<td>JPT</td>
<td>PHS7,</td>
<td>Jam Pattern Time. Default is 200us</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RW</td>
<td>bit3 bit2 bit1 bit0      time</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0    0    0    0         5us</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0    0    0    1         10us</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0    0    1    0         15us</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0    0    1    1         25us</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0    1    0    0         50us</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0    1    0    1         100us</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0    1    1    0         150us</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0    1    1    1         200us</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1    0    0    0         250us</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1    0    0    1         300us</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1    0    1    0         350us</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1    0    1    1         400us</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1    1    0    0         450us</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1    1    0    1         500us</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1    1    1    0         550us</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1    1    1    1         600us</td>
</tr>
</tbody>
</table>

### 6.10 Flow Control Threshold Register (09H)

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Default</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7:4</td>
<td>HWOT</td>
<td>PHS3,</td>
<td>RX FIFO High Water Overflow Threshold</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RW</td>
<td>Send a pause packet with pause_time=FFFFH when the RX RAM free space is less than this value. If this value is zero, its means no free RX SRAM space. The default value is 3K-byte free space. Please do not exceed SRAM size (1 unit=1K bytes)</td>
</tr>
<tr>
<td>3:0</td>
<td>LWOT</td>
<td>PHS8,</td>
<td>RX FIFO Low Water Overflow Threshold</td>
</tr>
<tr>
<td></td>
<td></td>
<td>RW</td>
<td>Send a pause packet with pause_time=0000 when RX SRAM free space is larger than this value. This pause packet is enabled after the high water pause packet is transmitted. The default SRAM free space is 8K-byte. Please do not exceed SRAM size (1 unit=1K bytes)</td>
</tr>
</tbody>
</table>
### 6.11 RX/TX Flow Control Register (0AH)

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Default</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>TXP0</td>
<td>HPS0,RW</td>
<td>TX Pause Packet&lt;br&gt;Auto clears after pause packet transmission completion. Set to TX pause packet with time = 0000h</td>
</tr>
<tr>
<td>6</td>
<td>TXPF</td>
<td>HPS0,RW</td>
<td>TX Pause packet&lt;br&gt;Auto clears after pause packet transmission completion. Set to TX pause packet with time = FFFFH</td>
</tr>
<tr>
<td>5</td>
<td>TXPEN</td>
<td>HPS0,RW</td>
<td>Force TX Pause Packet Enable&lt;br&gt;Enables the pause packet for high/low water threshold control</td>
</tr>
<tr>
<td>4</td>
<td>BKPA</td>
<td>HPS0,RW</td>
<td>Back Pressure Mode&lt;br&gt;This mode is for half duplex mode only. It generates a jam pattern when any packet comes and RX SRAM is over BPHW of register 8.</td>
</tr>
<tr>
<td>3</td>
<td>BKPM</td>
<td>HPS0,RW</td>
<td>Back Pressure Mode&lt;br&gt;This mode is for half duplex mode only. It generates a jam pattern when a packet's DA matches and RX SRAM is over BPHW of register 8.</td>
</tr>
<tr>
<td>2</td>
<td>RXPS</td>
<td>HPS0,R/C</td>
<td>RX Pause Packet Status, latch and read clearly</td>
</tr>
<tr>
<td>1</td>
<td>RXPCS</td>
<td>HPS0,RO</td>
<td>RX Pause Packet Current Status</td>
</tr>
<tr>
<td>0</td>
<td>FLCE</td>
<td>HPS0,RW</td>
<td>Flow Control Enable&lt;br&gt;Set to enable the flow control mode (i.e. can disable DM9000A TX function)</td>
</tr>
</tbody>
</table>

### 6.12 EEPROM & PHY Control Register (0BH)

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Default</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7:6</td>
<td>RESERVED</td>
<td>0,RO</td>
<td>Reserved</td>
</tr>
<tr>
<td>5</td>
<td>REEP</td>
<td>PH0,RW</td>
<td>Reload EEPROM. Driver needs to clear it up after the operation completes</td>
</tr>
<tr>
<td>4</td>
<td>WEP</td>
<td>PH0,RW</td>
<td>Write EEPROM Enable</td>
</tr>
<tr>
<td>3</td>
<td>EPOS</td>
<td>PH0,RW</td>
<td>EEPROM or PHY Operation Select&lt;br&gt;When reset, select EEPROM; when set, select PHY</td>
</tr>
<tr>
<td>2</td>
<td>ERPRR</td>
<td>PH0,RW</td>
<td>EEPROM Read or PHY Register Read Command. Driver needs to clear it up after the operation completes.</td>
</tr>
<tr>
<td>1</td>
<td>ERPRW</td>
<td>PH0,RW</td>
<td>EEPROM Write or PHY Register Write Command. Driver needs to clear it up after the operation completes.</td>
</tr>
<tr>
<td>0</td>
<td>ERRE</td>
<td>PH0,RO</td>
<td>EEPROM Access Status or PHY Access Status&lt;br&gt;When set, it indicates that the EEPROM or PHY access is in progress</td>
</tr>
</tbody>
</table>

### 6.13 EEPROM & PHY Address Register (0CH)

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Default</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7:6</td>
<td>PHY_ADR</td>
<td>PH0,1,RW</td>
<td>PHY Address bit 1 and 0, the PHY address bit [4:2] is force to 0. Force to 01 in application.</td>
</tr>
<tr>
<td>5:0</td>
<td>EROA</td>
<td>PH0,RW</td>
<td>EEPROM Word Address or PHY Register Number.</td>
</tr>
</tbody>
</table>

### 6.14 EEPROM & PHY Data Register (EE_PHY_L : 0DH  EE_PHY_H : 0EH)

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Default</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7:0</td>
<td>EE_PHY_L</td>
<td>PH0,RW</td>
<td>EEPROM or PHY Low Byte Data&lt;br&gt;The low-byte data read from or write to EEPROM or PHY.</td>
</tr>
<tr>
<td>7:0</td>
<td>EE_PHY_H</td>
<td>PH0,RW</td>
<td>EEPROM or PHY High Byte Data&lt;br&gt;The high-byte data read from or write to EEPROM or PHY.</td>
</tr>
</tbody>
</table>
### 6.15 Wake Up Control Register (0FH) (in 8-bit mode)

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7:6</td>
<td>RESERVED</td>
<td>0,RO</td>
<td>Reserved</td>
</tr>
<tr>
<td>5</td>
<td>LINKEN</td>
<td>P0,RW</td>
<td>When set, it enables Link Status Change Wake up Event. This bit will not be affected after software reset</td>
</tr>
<tr>
<td>4</td>
<td>SAMPLEN</td>
<td>P0,RW</td>
<td>When set, it enables Sample Frame Wake up Event. This bit will not be affected after software reset</td>
</tr>
<tr>
<td>3</td>
<td>MAGICEN</td>
<td>P0,RW</td>
<td>When set, it enables Magic Packet Wake up Event. This bit will not be affected after software reset</td>
</tr>
<tr>
<td>2</td>
<td>LINKST</td>
<td>P0,RO</td>
<td>When set, it indicates that Link Change and Link Status Change Event occurred. This bit will not be affected after software reset</td>
</tr>
<tr>
<td>1</td>
<td>SAMPLEST</td>
<td>P0,RO</td>
<td>When set, it indicates that the sample frame is received and Sample Frame Event occurred. This bit will not be affected after software reset</td>
</tr>
<tr>
<td>0</td>
<td>MAGICST</td>
<td>P0,RO</td>
<td>When set, indicates the Magic Packet is received and Magic packet Event occurred. This bit will not be affected after a software reset</td>
</tr>
</tbody>
</table>

### 6.16 Physical Address Register (10H~15H)

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7:0</td>
<td>PAB5</td>
<td>E,RW</td>
<td>Physical Address Byte 5 (15H)</td>
</tr>
<tr>
<td>7:0</td>
<td>PAB4</td>
<td>E,RW</td>
<td>Physical Address Byte 4 (14H)</td>
</tr>
<tr>
<td>7:0</td>
<td>PAB3</td>
<td>E,RW</td>
<td>Physical Address Byte 3 (13H)</td>
</tr>
<tr>
<td>7:0</td>
<td>PAB2</td>
<td>E,RW</td>
<td>Physical Address Byte 2 (12H)</td>
</tr>
<tr>
<td>7:0</td>
<td>PAB1</td>
<td>E,RW</td>
<td>Physical Address Byte 1 (11H)</td>
</tr>
<tr>
<td>7:0</td>
<td>PAB0</td>
<td>E,RW</td>
<td>Physical Address Byte 0 (10H)</td>
</tr>
</tbody>
</table>

### 6.17 Multicast Address Register (16H~1DH)

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7:0</td>
<td>MAB7</td>
<td>X,RW</td>
<td>Multicast Address Byte 7 (1DH)</td>
</tr>
<tr>
<td>7:0</td>
<td>MAB6</td>
<td>X,RW</td>
<td>Multicast Address Byte 6 (1CH)</td>
</tr>
<tr>
<td>7:0</td>
<td>MAB5</td>
<td>X,RW</td>
<td>Multicast Address Byte 5 (1BH)</td>
</tr>
<tr>
<td>7:0</td>
<td>MAB4</td>
<td>X,RW</td>
<td>Multicast Address Byte 4 (1AH)</td>
</tr>
<tr>
<td>7:0</td>
<td>MAB3</td>
<td>X,RW</td>
<td>Multicast Address Byte 3 (19H)</td>
</tr>
<tr>
<td>7:0</td>
<td>MAB2</td>
<td>X,RW</td>
<td>Multicast Address Byte 2 (18H)</td>
</tr>
<tr>
<td>7:0</td>
<td>MAB1</td>
<td>X,RW</td>
<td>Multicast Address Byte 1 (17H)</td>
</tr>
<tr>
<td>7:0</td>
<td>MAB0</td>
<td>X,RW</td>
<td>Multicast Address Byte 0 (16H)</td>
</tr>
</tbody>
</table>

### 6.18 General purpose control Register (1EH) (in 8-bit mode)

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>RESERVED</td>
<td>PH0,RO</td>
<td>Reserved</td>
</tr>
<tr>
<td>6:4</td>
<td>GPC64</td>
<td>PH, 111,RO</td>
<td>General Purpose Control 6<del>4 Define the input/output direction of pins GP6</del>4 respectively. These bits are all forced to “1”s, so pins GP6~4 are output only.</td>
</tr>
<tr>
<td>3:1</td>
<td>GPC31</td>
<td>PH, 000,RO</td>
<td>General Purpose Control 3<del>1 Define the input/output direction of pins GP 3</del>1 respectively. When a bit is set 1, the direction of correspondent bit of General Purpose Register is output. Other defaults are input</td>
</tr>
<tr>
<td>0</td>
<td>RESERVED</td>
<td>PH1,RO</td>
<td>Reserved</td>
</tr>
</tbody>
</table>
### 6.19 General purpose Register (1FH)

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Default</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>RESERVED</td>
<td>0,RO</td>
<td>Reserved</td>
</tr>
<tr>
<td>6-4</td>
<td>GPO</td>
<td>PH0,RW</td>
<td>General Purpose Output 6<del>4 (in 8-bit mode) These bits are reflect to pin GP6</del>4 respectively.</td>
</tr>
<tr>
<td>3-1</td>
<td>GPIO</td>
<td>PH0,RW</td>
<td>General Purpose (in 8-bit mode) When the correspondent bit of General Purpose Control Register is 1, the value of the bit is reflected to pin GP3<del>1 respectively. When the correspondent bit of General Purpose Control Register is 0, the value of the bit to be read is reflected from correspondent pins of GP3</del>1 respectively.</td>
</tr>
<tr>
<td>0</td>
<td>PHYPD</td>
<td>ET1,RW</td>
<td>PHY Power Down Control 1: power down PHY 0: power up PHY</td>
</tr>
</tbody>
</table>

### 6.20 TX SRAM Read Pointer Address Register (22H~23H)

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Default</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7-0</td>
<td>TRPAH</td>
<td>PS0,RO</td>
<td>TX SRAM Read Pointer Address High Byte (23H)</td>
</tr>
<tr>
<td>7-0</td>
<td>TRPAL</td>
<td>PS0,RO</td>
<td>TX SRAM Read Pointer Address Low Byte (22H)</td>
</tr>
</tbody>
</table>

### 6.21 RX SRAM Write Pointer Address Register (24H~25H)

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Default</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7-0</td>
<td>RWPAH</td>
<td>PS,0CH,RO</td>
<td>RX SRAM Write Pointer Address High Byte (25H)</td>
</tr>
<tr>
<td>7-0</td>
<td>RWPAL</td>
<td>PS,00H,RO</td>
<td>RX SRAM Write Pointer Address Low Byte (24H)</td>
</tr>
</tbody>
</table>

### 6.22 Vendor ID Register (28H~29H)

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Default</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7-0</td>
<td>VIDH</td>
<td>PHE,0AH,RO</td>
<td>Vendor ID High Byte (29H)</td>
</tr>
<tr>
<td>7-0</td>
<td>VIDL</td>
<td>PHE,46H,RO</td>
<td>Vendor ID Low Byte (28H)</td>
</tr>
</tbody>
</table>

### 6.23 Product ID Register (2AH~2BH)

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Default</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7-0</td>
<td>PIDH</td>
<td>PHE,90H,RO</td>
<td>Product ID High Byte (2BH)</td>
</tr>
<tr>
<td>7-0</td>
<td>PIDL</td>
<td>PHE,00H,RO</td>
<td>Product ID Low Byte (2AH)</td>
</tr>
</tbody>
</table>

### 6.24 Chip Revision Register (2CH)

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Default</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7-0</td>
<td>CHIPR</td>
<td>18H,RO</td>
<td>CHIP Revision</td>
</tr>
</tbody>
</table>

### 6.25 Transmit Control Register 2 (2DH)

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Default</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>LED</td>
<td>PH0,RW</td>
<td>Led Mode  When set, the LED pins act as led mode 1. When cleared, the led mode is default mode 0 or depending EEPROM setting.</td>
</tr>
<tr>
<td>6</td>
<td>RLCP</td>
<td>PH0,RW</td>
<td>Retry Late_Collision Packet Re-transmit the packet with late-collision</td>
</tr>
<tr>
<td>5</td>
<td>DTU</td>
<td>PH0,RW</td>
<td>Disable TX Underrun Retry Disable to re-transmit the underruned packet</td>
</tr>
</tbody>
</table>
### Operation Test Control Register (2EH)

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Default</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7-6</td>
<td>SCC</td>
<td>PH0,RW</td>
<td>System Clock Control</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Set the internal system clock.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>00: 50Mhz</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>01: 20Mhz</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>10: 100Mhz</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>11: Reserved</td>
</tr>
<tr>
<td>5</td>
<td>RESERVED</td>
<td>PH0,RW</td>
<td>Reserved</td>
</tr>
<tr>
<td>4</td>
<td>SOE</td>
<td>PH0,RW</td>
<td>Internal SRAM Output-Enable Always ON</td>
</tr>
<tr>
<td>3</td>
<td>SCS</td>
<td>PH0,RW</td>
<td>Internal SRAM Chip-Select Always ON</td>
</tr>
<tr>
<td>2-0</td>
<td>PHYOP</td>
<td>PH0,RW</td>
<td>Internal PHY operation mode for testing</td>
</tr>
</tbody>
</table>

### Special Mode Control Register (2FH)

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Default</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>SM_EN</td>
<td>PH0,RW</td>
<td>Special Mode Enable</td>
</tr>
<tr>
<td>6-3</td>
<td>RESERVED</td>
<td>PH0,RW</td>
<td>Reserved</td>
</tr>
<tr>
<td>2</td>
<td>FLC</td>
<td>PH0,RW</td>
<td>Force Late Collision</td>
</tr>
<tr>
<td>1</td>
<td>FB1</td>
<td>PH0,RW</td>
<td>Force Longest Back-off time</td>
</tr>
<tr>
<td>0</td>
<td>FB0</td>
<td>PH0,RW</td>
<td>Force Shortest Back-off time</td>
</tr>
</tbody>
</table>
### 6.28 Early Transmit Control/Status Register (30H)

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Default</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>ETE</td>
<td>HPS0, RW</td>
<td>Early Transmit Enable (Enable bits[2:0])</td>
</tr>
<tr>
<td>6</td>
<td>ETS2</td>
<td>HPS0, RO</td>
<td>Early Transmit Status II</td>
</tr>
<tr>
<td>5</td>
<td>ETS1</td>
<td>HPS0, RO</td>
<td>Early Transmit Status I</td>
</tr>
<tr>
<td>4–2</td>
<td>RESERVED</td>
<td>000, RO</td>
<td>Reserved</td>
</tr>
<tr>
<td>1–0</td>
<td>ETT</td>
<td>HPS0, RW</td>
<td>Early Transmit Threshold (Start transmit when data write to TX FIFO reach the byte-count threshold)</td>
</tr>
</tbody>
</table>

- Bit 7–0: Threshold
  - 0 0: 12.5%
  - 0 1: 25%
  - 1 0: 50%
  - 1 1: 75%

### 6.29 Check Sum Control Register (31H)

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Default</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7–3</td>
<td>RESERVED</td>
<td>0, RO</td>
<td>Reserved</td>
</tr>
<tr>
<td>2</td>
<td>UDPCE</td>
<td>HPS0, RW</td>
<td>UDP CheckSum Generation Enable</td>
</tr>
<tr>
<td>1</td>
<td>TCPCSE</td>
<td>HPS0, RW</td>
<td>TCP CheckSum Generation Enable</td>
</tr>
<tr>
<td>0</td>
<td>IPCSE</td>
<td>HPS0, RW</td>
<td>IP CheckSum Generation Enable</td>
</tr>
</tbody>
</table>

### 6.30 Receive Check Sum Status Register (32H)

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Default</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>UDP</td>
<td>HPS0, RO</td>
<td>UDP CheckSum Status (1: checksum fail, if UDP packet)</td>
</tr>
<tr>
<td>6</td>
<td>TCP</td>
<td>HPS0, RO</td>
<td>TCP CheckSum Status (1: checksum fail, if TCP packet)</td>
</tr>
<tr>
<td>5</td>
<td>IP</td>
<td>HPS0, RO</td>
<td>IP CheckSum Status (1: checksum fail, if IP packet)</td>
</tr>
<tr>
<td>4</td>
<td>UDPP</td>
<td>HPS0, RO</td>
<td>UDP Packet</td>
</tr>
<tr>
<td>3</td>
<td>TCPP</td>
<td>HPS0, RO</td>
<td>TCP Packet</td>
</tr>
<tr>
<td>2</td>
<td>IPP</td>
<td>HPS0, RO</td>
<td>IP Packet</td>
</tr>
<tr>
<td>1</td>
<td>RCSEN</td>
<td>HPS0, RW</td>
<td>Receive CheckSum Checking Enable (When set, the checksum status [bit 7<del>2] will be stored in packet’s first byte[bit 7</del>2] of status header respectively.)</td>
</tr>
<tr>
<td>0</td>
<td>DCSE</td>
<td>HPS0, RW</td>
<td>Discard CheckSum Error Packet (When set, if IP/TCP/UDP checksum field is error, this packet will be discarded.)</td>
</tr>
</tbody>
</table>
### 6.31 Memory Data Pre-Fetch Read Command without Address Increment Register (F0H)

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Default</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7:0</td>
<td>MRCMDX</td>
<td>X,RO</td>
<td>Read data from RX SRAM. After the read of this command, the read pointer of internal SRAM is unchanged. And the DM9000A starts to pre-fetch the SRAM data to internal data buffers.</td>
</tr>
</tbody>
</table>

### 6.32 Memory Data Read Command without Address Increment Register (F1H)

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Default</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7:0</td>
<td>MRCMDX1</td>
<td>X,RO</td>
<td>Read data from RX SRAM. After the read of this command, the read pointer of internal SRAM is unchanged.</td>
</tr>
</tbody>
</table>

### 6.33 Memory Data Read Command with Address Increment Register (F2H)

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Default</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7:0</td>
<td>MRCMD</td>
<td>X,RO</td>
<td>Read data from RX SRAM. After the read of this command, the read pointer is increased by 1 or 2, depending on the operator mode (8-bit or 16-bit respectively).</td>
</tr>
</tbody>
</table>

### 6.34 Memory Data Read_address Register (F4H~F5H)

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Default</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7:0</td>
<td>MDRAH</td>
<td>PHS0,RW</td>
<td>Memory Data Read_address High Byte. It will be set to 0Ch, when IMR bit7 = 1.</td>
</tr>
<tr>
<td>7:0</td>
<td>MDRAL</td>
<td>PHS0,RW</td>
<td>Memory Data Read_address Low Byte.</td>
</tr>
</tbody>
</table>

### 6.35 Memory Data Write Command without Address Increment Register (F6H)

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Default</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7:0</td>
<td>MWCMDX</td>
<td>X,WO</td>
<td>Write data to TX SRAM. After the write of this command, the write pointer is unchanged.</td>
</tr>
</tbody>
</table>

### 6.36 Memory data write_command with address increment Register (F8H)

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Default</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7:0</td>
<td>MWCMD</td>
<td>X,WO</td>
<td>Write Data to TX SRAM. After the write of this command, the write pointer is increased by 1 or 2, depending on the operator mode (8-bit or 16-bit respectively).</td>
</tr>
</tbody>
</table>

### 6.37 Memory data write_address Register (FAH~FBH)

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Default</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7:0</td>
<td>MDRAH</td>
<td>PHS0,RW</td>
<td>Memory Data Write_address High Byte</td>
</tr>
<tr>
<td>7:0</td>
<td>MDRAL</td>
<td>PHS0,RW</td>
<td>Memory Data Write_address Low Byte</td>
</tr>
</tbody>
</table>

### 6.38 TX Packet Length Register (FCH~FDH)

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Default</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7:0</td>
<td>TXPLH</td>
<td>X,R/W</td>
<td>TX Packet Length High byte</td>
</tr>
<tr>
<td>7:0</td>
<td>TXPLL</td>
<td>X,R/W</td>
<td>TX Packet Length Low byte</td>
</tr>
</tbody>
</table>
### 6.39 Interrupt Status Register (FEH)

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Default</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>IOMODE</td>
<td>T0, RO</td>
<td>0: 16-bit mode</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>1: 8-bit mode</td>
</tr>
<tr>
<td>6</td>
<td>RESERVED</td>
<td>RO</td>
<td>Reserved</td>
</tr>
<tr>
<td>5</td>
<td>LNKCHG</td>
<td>PHS0,RW/C1</td>
<td>Link Status Change</td>
</tr>
<tr>
<td>4</td>
<td>UDRUN</td>
<td>PHS0,RW/C1</td>
<td>Transmit Underrun</td>
</tr>
<tr>
<td>3</td>
<td>ROO</td>
<td>PHS0,RW/C1</td>
<td>Receive Overflow Counter Overflow</td>
</tr>
<tr>
<td>2</td>
<td>ROS</td>
<td>PHS0,RW/C1</td>
<td>Receive Overflow</td>
</tr>
<tr>
<td>1</td>
<td>PT</td>
<td>PHS0,RW/C1</td>
<td>Packet Transmitted</td>
</tr>
<tr>
<td>0</td>
<td>PR</td>
<td>PHS0,RW/C1</td>
<td>Packet Received</td>
</tr>
</tbody>
</table>

### 6.40 Interrupt Mask Register (FFH)

<table>
<thead>
<tr>
<th>Bit</th>
<th>Name</th>
<th>Default</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>PAR</td>
<td>HPS0,RW</td>
<td>Enable the SRAM read/write pointer to automatically return to the start address when pointer addresses are over the SRAM size. Driver needs to set. When driver sets this bit, REG F5 will set to 0Ch automatically</td>
</tr>
<tr>
<td>6</td>
<td>RESERVED</td>
<td>RO</td>
<td>Reserved</td>
</tr>
<tr>
<td>5</td>
<td>LNKCHGI</td>
<td>PHS0,RW</td>
<td>Enable Link Status Change Interrupt</td>
</tr>
<tr>
<td>4</td>
<td>UDRUNI</td>
<td>PHS0,RW</td>
<td>Enable Transmit Underrun Interrupt</td>
</tr>
<tr>
<td>3</td>
<td>ROOI</td>
<td>PHS0,RW</td>
<td>Enable Receive Overflow Counter Overflow Interrupt</td>
</tr>
<tr>
<td>2</td>
<td>ROI</td>
<td>PHS0,RW</td>
<td>Enable Receive Overflow Interrupt</td>
</tr>
<tr>
<td>1</td>
<td>PTI</td>
<td>PHS0,RW</td>
<td>Enable Packet Transmitted Interrupt</td>
</tr>
<tr>
<td>0</td>
<td>PRI</td>
<td>PHS0,RW</td>
<td>Enable Packet Received Interrupt</td>
</tr>
</tbody>
</table>
### 7. EEPROM Format

<table>
<thead>
<tr>
<th>Name</th>
<th>Word</th>
<th>Offset</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>MAC address</td>
<td>0</td>
<td>0~5</td>
<td>6 Byte Ethernet Address</td>
</tr>
<tr>
<td>Auto Load Control</td>
<td>3</td>
<td>6-7</td>
<td>Bit 1:0=01: Update vendor ID and product ID</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Bit 3:2=01: Accept setting of WORD6 [8:0]</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Bit 5:4=01: reserved</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Bit 7:6=01: Accept setting of WORD7 [3:0] in 8-bit mode</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Bit 9:8=01: reserved</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Bit 11:10=01: Accept setting of WORD7 [7]</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Bit 13:12=01: Accept setting of WORD7 [8]</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Bit 15:14=01: Accept setting of WORD7 [15:12]</td>
</tr>
<tr>
<td>Vendor ID</td>
<td>4</td>
<td>8-9</td>
<td>2 byte vendor ID (Default: 0A46H)</td>
</tr>
<tr>
<td>Product ID</td>
<td>5</td>
<td>10-11</td>
<td>2 byte product ID (Default: 9000H)</td>
</tr>
<tr>
<td>pin control</td>
<td>6</td>
<td>12-13</td>
<td>When word 3 bit [3:2]=01, these bits can control the CS#, IOR#, IOW# and INTpins polarity.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Bit0: CS# pin is active low when set (default active low)</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Bit1: IOR# pin is active low when set (default: active low)</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Bit2: IOW# pin is active low when set (default: active low)</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Bit3: INT pin is active low when set (default: active high)</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Bit4: INT pin is open-collected (default: force output)</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Bit 15:5: Reserved</td>
</tr>
<tr>
<td>Wake-up mode control</td>
<td>7</td>
<td>14-15</td>
<td>Bit0: The WAKE pin is active low when set (default: active high)</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Bit1: The WAKE pin is in pulse mode when set (default: level mode)</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Bit2: magic wakeup event is enabled when set. (default: disable)</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Bit3: link_change wakeup event is enabled when set (default disable)</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Bit6:4: reserved</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Bit7: LED mode 1 (default: mode 0)</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Bit8: internal PHY is enabled after power-on (default: disable)</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Bit11:9: reserved</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Bit13:12: 01 = LED2 act as IOWAIT in 16-bit mode</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Bit13:12: 10 = LED2 act as WAKE in 16-bit mode</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Bit 14: 1: AUTO-MDIIX ON, 0: AUTO-MDIIX OFF (default ON)</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Bit 15: LED1 act as IO16 in 16-bit mode</td>
</tr>
</tbody>
</table>
## 8. PHY Register Description

### ADD Name

<table>
<thead>
<tr>
<th>Addr</th>
<th>Name</th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>CONTROL</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>01</td>
<td>STATUS</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>02</td>
<td>PHYID1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>03</td>
<td>PHYID2</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### Key to Default

In the register description that follows, the default column takes the form:

<Reset Value>, <Access Type> / <Attribute(s)>

Where:

- **<Reset Value>**:
  - 1: Bit set to logic one
  - 0: Bit set to logic zero
  - X: No default value

- **<Access Type>**:
  - RO = Read only
  - RW = Read/Write

- **<Attribute(s)>**:
  - SC = Self clearing
  - P = Value permanently set
  - LL = Latching low
  - LH = Latching high
## 8.1 Basic Mode Control Register (BMCR) - 00

<table>
<thead>
<tr>
<th>Bit</th>
<th>Bit Name</th>
<th>Default</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0.15</td>
<td>Reset</td>
<td>0, RW/SC</td>
<td>Reset&lt;br&gt;1=Software reset&lt;br&gt;0=Normal operation&lt;br&gt;This bit sets the status and controls the PHY registers to their default states. This bit, which is self-clearing, will keep returning a value of one until the reset process is completed</td>
</tr>
<tr>
<td>0.14</td>
<td>Loopback</td>
<td>0, RW</td>
<td>Loopback&lt;br&gt;Loop-back control register&lt;br&gt;1 = Loop-back enabled&lt;br&gt;0 = Normal operation&lt;br&gt;When in 100Mbps operation mode, setting this bit may cause the descrambler to lose synchronization and produce a 720ms &quot;dead time&quot; before receive</td>
</tr>
<tr>
<td>0.13</td>
<td>Speed selection</td>
<td>1, RW</td>
<td>Speed Select&lt;br&gt;1 = 100Mbps&lt;br&gt;0 = 10Mbps&lt;br&gt;Link speed may be selected either by this bit or by auto-negotiation. When auto-negotiation is enabled and bit 12 is set, this bit will return auto-negotiation selected medium type</td>
</tr>
<tr>
<td>0.12</td>
<td>Auto-negotiation enable</td>
<td>1, RW</td>
<td>Auto-negotiation Enable&lt;br&gt;1 = Auto-negotiation is enabled, bit 8 and 13 will be in auto-negotiation status</td>
</tr>
<tr>
<td>0.11</td>
<td>Power down</td>
<td>0, RW</td>
<td>Power Down&lt;br&gt;While in the power-down state, the PHY should respond to management transactions.&lt;br&gt;1=Power down&lt;br&gt;0=Normal operation</td>
</tr>
<tr>
<td>0.10</td>
<td>Isolate</td>
<td>0,RW</td>
<td>Isolate&lt;br&gt;Force to 0 in application.</td>
</tr>
<tr>
<td>0.9</td>
<td>Restart Auto-negotiation</td>
<td>0,RW/SC</td>
<td>Restart Auto-negotiation&lt;br&gt;1 = Restart auto-negotiation. Re-initiates the auto-negotiation process. When auto-negotiation is disabled (bit 12 of this register cleared), this bit has no function and it should be cleared. This bit is self-clearing and it will keep returning to a value of 1 until auto-negotiation is initiated by the DM9000A. The operation of the auto-negotiation process will not be affected by the management entity that clears this bit&lt;br&gt;0 = Normal operation</td>
</tr>
</tbody>
</table>
0.8 Duplex mode 1,RW | Duplex Mode  
---|---
1 = Full duplex operation. Duplex selection is allowed when Auto-negotiation is disabled (bit 12 of this register is cleared). With auto-negotiation enabled, this bit reflects the duplex capability selected by auto-negotiation  
0 = Normal operation

0.7 Collision test 0,RW | Collision Test  
---|---
1 = Collision test enabled. When set, this bit will cause the collision asserted during the transmit period.  
0 = Normal operation

0.6-0.0 Reserved 0,RO | Reserved  
---|---
Read as 0, ignore on write

### 8.2 Basic Mode Status Register (BMSR) - 01

<table>
<thead>
<tr>
<th>Bit</th>
<th>Bit Name</th>
<th>Default</th>
<th>Description</th>
</tr>
</thead>
</table>
| 1.15 | 100BASE-T4 | 0,RO/P | 100BASE-T4 Capable  
1 = DM9000A is able to perform in 100BASE-T4 mode  
0 = DM9000A is not able to perform in 100BASE-T4 mode |
| 1.14 | 100BASE-TX full-duplex | 1,RO/P | 100BASE-TX Full Duplex Capable  
1 = DM9000A is able to perform 100BASE-TX in full duplex mode  
0 = DM9000A is not able to perform 100BASE-TX in full duplex mode |
| 1.13 | 100BASE-TX half-duplex | 1,RO/P | 100BASE-TX Half Duplex Capable  
1 = DM9000A is able to perform 100BASE-TX in half duplex mode  
0 = DM9000A is not able to perform 100BASE-TX in half duplex mode |
| 1.12 | 10BASE-T full-duplex | 1,RO/P | 10BASE-T Full Duplex Capable  
1 = DM9000A is able to perform 10BASE-T in full duplex mode  
0 = DM9000A is not able to perform 10BASE-T in full duplex mode |
| 1.11 | 10BASE-T half-duplex | 1,RO/P | 10BASE-T Half Duplex Capable  
1 = DM9000A is able to perform 10BASE-T in half duplex mode  
0 = DM9000A is not able to perform 10BASE-T in half duplex mode |
| 1.10-1.7 | Reserved | 0,RO | Reserved  
Read as 0, ignore on write |
| 1.6 | MF preamble | 1,RO | Frame Preamble Suppression |
### 8.3 PHY ID Identifier Register #1 (PHYID1) - 02

<table>
<thead>
<tr>
<th>Field</th>
<th>Description</th>
</tr>
</thead>
</table>
| suppression          | 1 = PHY will accept management frames with preamble suppressed  
                        | 0 = PHY will not accept management frames with preamble suppressed         |
| 1.5 Auto-negotiation | Complete 1 = Auto-negotiation process completed  
                        | 0 = Auto-negotiation process not completed                                  |
| 1.4 Remote fault     | 0, RO/LH 1 = Remote fault condition detected (cleared on read or by a chip reset). Fault criteria and detection method is DM9000A implementation specific. This bit will set after the RF bit in the ANLPAR (bit 13, register address 05) is set  
                        | 0 = No remote fault condition detected                                      |
| 1.3 Auto-negotiation | ability 1, RO/P 1 = DM9000A is able to perform auto-negotiation  
                        | 0 = DM9000A is not able to perform auto-negotiation                        |
| 1.2 Link status      | 0, RO/LL 1 = Valid link is established (for either 10Mbps or 100Mbps operation)  
                        | 0 = Link is not established  
                        | The link status bit is implemented with a latching function, so that the occurrence of a link failure condition causes the link status bit to be cleared and remain cleared until it is read via the management interface |
| 1.1 Jabber detect    | 0, RO/LH 1 = Jabber condition detected  
                        | 0 = No jabber  
                        | This bit is implemented with a latching function. Jabber conditions will set this bit unless it is cleared by a read to this register through a management interface or a DM9000A reset. This bit works only in 10Mbps mode |
| 1.0 Extended         | capability 1, RO/P 1 = Extended register capable  
                        | 0 = Basic register capable only                                             |
The PHY Identifier Registers #1 and #2 work together in a single identifier of the DM9000A. The Identifier consists of a concatenation of the Organizationally Unique Identifier (OUI), a vendor's model number, and a model revision number. DAVICOM Semiconductor's IEEE assigned OUI is 00606E.

<table>
<thead>
<tr>
<th>Bit</th>
<th>Bit Name</th>
<th>Default</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>2.15-2.0</td>
<td>OUI_MSB</td>
<td>&lt;0181h&gt;</td>
<td>OUI Most Significant Bits</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>This register stores bit 3 to 18 of the OUI (00606E) to bit 15 to 0 of this register respectively. The most significant two bits of the OUI are ignored (the IEEE standard refers to these as bit 1 and 2)</td>
</tr>
</tbody>
</table>

8.4 PHY ID Identifier Register #2 (PHYID2) - 03

<table>
<thead>
<tr>
<th>Bit</th>
<th>Bit Name</th>
<th>Default</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>3.15-3.1 0</td>
<td>OUI_LSB</td>
<td>&lt;101110&gt;, RO/P</td>
<td>OUI Least Significant Bits</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Bit 19 to 24 of the OUI (00606E) are mapped to bit 15 to 10 of this register respectively</td>
</tr>
<tr>
<td>3.9-3.4</td>
<td>VNDR_MDL</td>
<td>&lt;001010&gt;, RO/P</td>
<td>Vendor Model Number</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Five bits of vendor model number mapped to bit 9 to 4 (most significant bit to bit 9)</td>
</tr>
<tr>
<td>3.3-3.0</td>
<td>MDL_REV</td>
<td>&lt;0000&gt;, RO/P</td>
<td>Model Revision Number</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Five bits of vendor model revision number mapped to bit 3 to 0 (most significant bit to bit 4)</td>
</tr>
</tbody>
</table>
8.5 Auto-negotiation Advertisement Register (ANAR) - 04
This register contains the advertised abilities of this DM9000A device as they will be transmitted to its link partner during Auto-negotiation.

<table>
<thead>
<tr>
<th>Bit</th>
<th>Bit Name</th>
<th>Default</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>4.15</td>
<td>NP</td>
<td>0,RO/P</td>
<td>Next page Indication&lt;br&gt;0 = No next page available&lt;br&gt;1 = Next page available&lt;br&gt;The DM9000A has no next page, so this bit is permanently set to 0</td>
</tr>
<tr>
<td>4.14</td>
<td>ACK</td>
<td>0,RO</td>
<td>Acknowledge&lt;br&gt;1 = Link partner ability data reception acknowledged&lt;br&gt;0 = Not acknowledged&lt;br&gt;The DM9000A's auto-negotiation state machine will automatically control this bit in the outgoing FLP bursts and set it at the appropriate time during the auto-negotiation process. Software should not attempt to write to this bit.</td>
</tr>
<tr>
<td>4.13</td>
<td>RF</td>
<td>0, RW</td>
<td>Remote Fault&lt;br&gt;1 = Local device senses a fault condition&lt;br&gt;0 = No fault detected</td>
</tr>
<tr>
<td>4.12-4.1</td>
<td>Reserved</td>
<td>X, RW</td>
<td>Reserved&lt;br&gt;Write as 0, ignore on read</td>
</tr>
<tr>
<td>4.10</td>
<td>FCS</td>
<td>0, RW</td>
<td>Flow Control Support&lt;br&gt;1 = Controller chip supports flow control ability&lt;br&gt;0 = Controller chip doesn’t support flow control ability</td>
</tr>
<tr>
<td>4.9</td>
<td>T4</td>
<td>0, RO/P</td>
<td>100BASE-T4 Support&lt;br&gt;1 = 100BASE-T4 is supported by the local device&lt;br&gt;0 = 100BASE-T4 is not supported&lt;br&gt;The DM9000A does not support 100BASE-T4 so this bit is permanently set to 0</td>
</tr>
<tr>
<td>4.8</td>
<td>TX_FDX</td>
<td>1, RW</td>
<td>100BASE-TX Full Duplex Support&lt;br&gt;1 = 100BASE-TX full duplex is supported by the local device&lt;br&gt;0 = 100BASE-TX full duplex is not supported</td>
</tr>
<tr>
<td>4.7</td>
<td>TX_HDX</td>
<td>1, RW</td>
<td>100BASE-TX Support&lt;br&gt;1 = 100BASE-TX half duplex is supported by the local device&lt;br&gt;0 = 100BASE-TX half duplex is not supported</td>
</tr>
<tr>
<td>4.6</td>
<td>10_FDX</td>
<td>1, RW</td>
<td>10BASE-T Full Duplex Support&lt;br&gt;1 = 10BASE-T full duplex is supported by the local device&lt;br&gt;0 = 10BASE-T full duplex is not supported</td>
</tr>
<tr>
<td>4.5</td>
<td>10_HDX</td>
<td>1, RW</td>
<td>10BASE-T Support&lt;br&gt;1 = 10BASE-T half duplex is supported by the local device&lt;br&gt;0 = 10BASE-T half duplex is not supported</td>
</tr>
</tbody>
</table>
4.4-4.0 Selector <00001>, RW Protocol Selection Bits
These bits contain the binary encoded protocol selector supported by this node
<00001> indicates that this device supports IEEE 802.3 CSMA/CD

8.6 Auto-negotiation Link Partner Ability Register (ANLPAR) – 05
This register contains the advertised abilities of the link partner when received during Auto-negotiation.

<table>
<thead>
<tr>
<th>Bit</th>
<th>Bit Name</th>
<th>Default</th>
<th>Description</th>
</tr>
</thead>
</table>
| 5.15  | NP       | 0, RO   | Next Page Indication
0 = Link partner, no next page available
1 = Link partner, next page available |
| 5.14  | ACK      | 0, RO   | Acknowledge
1 = Link partner ability data reception acknowledged
0 = Not acknowledged
The DM9000A's auto-negotiation state machine will automatically control this bit from the incoming FLP bursts.
Software should not attempt to write to this bit |
| 5.13  | RF       | 0, RO   | Remote Fault
1 = Remote fault indicated by link partner
0 = No remote fault indicated by link partner |
| 5.12-5.1 | Reserved | 0, RO | Reserved
Read as 0; ignore on write |
| 5.10  | FCS      | 0, RO   | Flow Control Support
1 = Controller chip supports flow control ability by link partner
0 = Controller chip doesn't support flow control ability by link partner |
| 5.9   | T4       | 0, RO   | 100BASE-T4 Support
1 = 100BASE-T4 is supported by the link partner
0 = 100BASE-T4 is not supported by the link partner |
| 5.8   | TX_FDX   | 0, RO   | 100BASE-TX Full Duplex Support
1 = 100BASE-TX full duplex is supported by the link partner
0 = 100BASE-TX full duplex is not supported by the link partner |
| 5.7   | TX_HDX   | 0, RO   | 100BASE-TX Support
1 = 100BASE-TX half duplex is supported by the link partner
0 = 100BASE-TX half duplex is not supported by the link partner |
### 5.6 10_FDX 0, RO
10BASE-T Full Duplex Support
- 1 = 10BASE-T full duplex is supported by the link partner
- 0 = 10BASE-T full duplex is not supported by the link partner

### 5.5 10_HDX 0, RO
10BASE-T Support
- 1 = 10BASE-T half duplex is supported by the link partner
- 0 = 10BASE-T half duplex is not supported by the link partner

### 5.4-5.0 Selector <00000>, RO
Protocol Selection Bits
Link partner’s binary encoded protocol selector

### 8.7 Auto-negotiation Expansion Register (ANER)- 06

<table>
<thead>
<tr>
<th>Bit</th>
<th>Bit Name</th>
<th>Default</th>
<th>Description</th>
</tr>
</thead>
</table>
| 6.15-6.5 | Reserved     | 0, RO   | Reserved
|        |               |         | Read as 0, ignore on write                                                  |
| 6.4   | PDF           | 0, RO/LH| Local Device Parallel Detection Fault
|       |               |         | PDF = 1: A fault detected via parallel detection function. PDF = 0: No fault detected via parallel detection function |
| 6.3   | LP_NP_ABLE   | 0, RO   | Link Partner Next Page Able
|       |               |         | LP_NP_ABLE = 1: Link partner, next page available LP_NP_ABLE = 0: Link partner, no next page |
| 6.2   | NP_ABLE      | 0, RO/P | Local Device Next Page Able
|       |               |         | NP_ABLE = 1: DM9000A, next page available NP_ABLE = 0: DM9000A, no next page DM9000A does not support this function, so this bit is always 0 |
| 6.1   | PAGE_RX      | 0, RO/LH| New Page Received
|       |               |         | A new link code word page received. This bit will be automatically cleared when the register (register 6) is read by management |
| 6.0   | LP_AN_ABLE   | 0, RO   | Link Partner Auto-negotiation Able
|       |               |         | A “1” in this bit indicates that the link partner supports Auto-negotiation |

### 8.8 DAVICOM Specified Configuration Register (DSCR) - 16

<table>
<thead>
<tr>
<th>Bit</th>
<th>Bit Name</th>
<th>Default</th>
<th>Description</th>
</tr>
</thead>
</table>
| 16.15 | BP_4B5B        | 0,RW    | Bypass 4B5B Encoding and 5B4B Decoding
|       |                |         | 1 = 4B5B encoder and 5B4B decoder function bypassed 0 = Normal 4B5B and 5B4B operation |
| 16.14 | BP_SCR         | 0, RW   | Bypass Scrambler/Descrambler Function
<p>|       |                |         | 1 = Scrambler and descrambler function bypassed 0 = Normal scrambler and descrambler operation |</p>
<table>
<thead>
<tr>
<th>Register</th>
<th>Description</th>
<th>Value</th>
<th>Access</th>
</tr>
</thead>
<tbody>
<tr>
<td>16.13 BP_ALIGN</td>
<td>Bypass Symbol Alignment Function</td>
<td>0, RW</td>
<td>RW</td>
</tr>
<tr>
<td></td>
<td>1 = Receive functions (descrambler, symbol alignment and symbol decoding functions) bypassed. Transmit functions (symbol encoder and scrambler) bypassed</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>0 = Normal operation</td>
<td></td>
<td></td>
</tr>
<tr>
<td>16.12 BP_ADPOK</td>
<td>BYPASS_ADPOK</td>
<td>0, RW</td>
<td>RW</td>
</tr>
<tr>
<td></td>
<td>Force signal detector (SD) active. This register is for debug only, not release to customer</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>1=Forced SD is OK, 0=Normal operation</td>
<td></td>
<td></td>
</tr>
<tr>
<td>16.11 Reserved</td>
<td>Reserved</td>
<td>0, RW</td>
<td>RW</td>
</tr>
<tr>
<td></td>
<td>Force to 0 in application.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>16.10 TX</td>
<td>100BASE-TX Mode Control</td>
<td>1, RW</td>
<td>RO</td>
</tr>
<tr>
<td></td>
<td>1 = 100BASE-TX operation</td>
<td></td>
<td></td>
</tr>
<tr>
<td>16.9 Reserved</td>
<td>Reserved</td>
<td>0, RO</td>
<td>RO</td>
</tr>
<tr>
<td></td>
<td>Force to 0 in application.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>16.8 Reserved</td>
<td>Reserved</td>
<td>0, RW</td>
<td>RW</td>
</tr>
<tr>
<td></td>
<td>Force to 0 in application.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>16.7 F_LINK_100</td>
<td>Force Good Link in 100Mbps</td>
<td>0, RW</td>
<td>RW</td>
</tr>
<tr>
<td></td>
<td>0 = Normal 100Mbps operation</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>1 = Force 100Mbps good link status</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>This bit is useful for diagnostic purposes</td>
<td></td>
<td></td>
</tr>
<tr>
<td>16.6 SPLED_CTL</td>
<td>Reserved</td>
<td>0, RW</td>
<td>RW</td>
</tr>
<tr>
<td></td>
<td>Force to 0 in application.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>16.5 COLLED_CTL</td>
<td>Reserved</td>
<td>0, RW</td>
<td>RW</td>
</tr>
<tr>
<td></td>
<td>Force to 0 in application.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>16.4 RPDCTR-EN</td>
<td>Reduced Power Down Control Enable</td>
<td>1, RW</td>
<td>RW</td>
</tr>
<tr>
<td></td>
<td>This bit is used to enable automatic reduced power down</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>0 = Disable automatic reduced power down</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>1 = Enable automatic reduced power down</td>
<td></td>
<td></td>
</tr>
<tr>
<td>16.3 SMRST</td>
<td>Reset State Machine</td>
<td>0, RW</td>
<td>RW</td>
</tr>
<tr>
<td></td>
<td>When writes 1 to this bit, all state machines of PHY will be reset. This bit is self-clear after reset is completed</td>
<td></td>
<td></td>
</tr>
<tr>
<td>16.2 MFPSC</td>
<td>MF Preamble Suppression Control</td>
<td>1, RW</td>
<td>RW</td>
</tr>
<tr>
<td></td>
<td>Frame preamble suppression control bit</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>1 = MF preamble suppression bit on</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>0 = MF preamble suppression bit off</td>
<td></td>
<td></td>
</tr>
<tr>
<td>16.1 SLEEP</td>
<td>Sleep Mode</td>
<td>0, RW</td>
<td>RW</td>
</tr>
<tr>
<td></td>
<td>Writing a 1 to this bit will cause PHY entering the Sleep mode and power down all circuit except oscillator and clock</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
generator circuit. When waking up from Sleep mode (write
this bit to 0), the configuration will go back to the state
before sleep; but the state machine will be reset

<table>
<thead>
<tr>
<th>16.0</th>
<th>RLOUT</th>
<th>0, RW</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Remote Loopout Control
When this bit is set to 1, the received data will loop out to the
transmit channel. This is useful for bit error rate testing

8.9 DAVICOM Specified Configuration and Status Register (DSCSR) - 17

<table>
<thead>
<tr>
<th>Bit</th>
<th>Bit Name</th>
<th>Default</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>17.15</td>
<td>100FDX</td>
<td>1, RO</td>
<td>100M Full Duplex Operation Mode</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>After auto-negotiation is completed, results will be written to this bit.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>If this bit is 1, it means the operation 1 mode is a 100M full duplex mode.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>The software can read bit [15:12] to see which mode is selected after</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>auto-negotiation. This bit is invalid when it is not in the auto-negotiation</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>mode</td>
</tr>
<tr>
<td>17.14</td>
<td>100HDX</td>
<td>1, RO</td>
<td>100M Half Duplex Operation Mode</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>After auto-negotiation is completed, results will be written to this bit.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>If this bit is 1, it means the operation 1 mode is a 100M half duplex mode.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>The software can read bit [15:12] to see which mode is selected after</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>auto-negotiation. This bit is invalid when it is not in the auto-negotiation</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>mode</td>
</tr>
<tr>
<td>17.13</td>
<td>10FDX</td>
<td>1, RO</td>
<td>10M Full Duplex Operation Mode</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>After auto-negotiation is completed, results will be written to this bit.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>If this bit is 1, it means the operation 1 mode is a 10M Full Duplex mode.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>The software can read bit [15:12] to see which mode is selected after</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>auto-negotiation. This bit is invalid when it is not in the auto-negotiation</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>mode</td>
</tr>
<tr>
<td>17.12</td>
<td>10HDX</td>
<td>1, RO</td>
<td>10M Half Duplex Operation Mode</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>After auto-negotiation is completed, results will be written to this bit.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>If this bit is 1, it means the operation 1 mode is a 10M half duplex mode.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>The software can read bit [15:12] to see which mode is selected after</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>auto-negotiation. This bit is invalid when it is not in the auto-negotiation</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>mode</td>
</tr>
<tr>
<td>17.11-17</td>
<td>Reserved</td>
<td>0, RO</td>
<td>Reserved</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Read as 0, ignore on write</td>
</tr>
<tr>
<td>17.8-17</td>
<td>PHYADR</td>
<td>0, RW</td>
<td>PHY Address Bit 4:0</td>
</tr>
<tr>
<td>[4:0]</td>
<td>(PHYADR),</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>RW</td>
<td></td>
<td>The first PHY address bit transmitted or received is the MSB of</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>the address (bit 4). A station management entity connected to</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>multiple PHY entities must know the appropriate address of each</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>PHY</td>
</tr>
<tr>
<td>17.3-17</td>
<td>ANMB[3:0]</td>
<td>0, RO</td>
<td>Auto-negotiation Monitor Bits</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>These bits are for debug only. The auto-negotiation status will be</td>
</tr>
</tbody>
</table>
### 8.10 10BASE-T Configuration/Status (10BTCSR) - 18

<table>
<thead>
<tr>
<th>Bit</th>
<th>Bit Name</th>
<th>Default</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>18.15</td>
<td>Reserved</td>
<td>0, RO</td>
<td>Reserved Read as 0, ignore on write</td>
</tr>
</tbody>
</table>
| 18.14 | LP_EN     | 1, RW   | Link Pulse Enable  
1 = Transmission of link pulses enabled  
0 = Link pulses disabled, good link condition forced  
This bit is valid only in 10Mbps operation |
| 18.13 | HBE       | 1,RW    | Heartbeat Enable  
1 = Heartbeat function enabled  
0 = Heartbeat function disabled  
When the DM9000A is configured for full duplex operation, this bit will be ignored (the collision/heartbeat function is invalid in full duplex mode) |
| 18.12 | SQUELCH   | 1, RW   | Squelch Enable  
1 = Normal squelch  
0 = Low squelch |
| 18.11 | JABEN     | 1, RW   | Jabber Enable  
Enables or disables the Jabber function when the DM9000A is in 10BASE-T full duplex or 10BASE-T transceiver Loopback mode  
1 = Jabber function enabled  
0 = Jabber function disabled |
| 18.10 | Reserved  | 0, RW   | Reserved Force to 0, in application.                                                                                                          |
| 18.9-18.1 | Reserved | 0, RO   | Reserved Read as 0, ignore on write                                                                                                          |
| 18.0  | POLR      | 0, RO   | Polarity Reversed                                                                                                                               |
When this bit is set to 1, it indicates that the 10Mbps cable polarity is reversed. This bit is automatically set and cleared by 10BASE-T module.

### 8.11 Power Down Control Register (PWDOR) - 19

<table>
<thead>
<tr>
<th>Bit</th>
<th>Bit Name</th>
<th>Default</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>19.15-19.9</td>
<td>Reserved</td>
<td>0, RO</td>
<td>Reserved Read as 0, ignore on write</td>
</tr>
<tr>
<td>19.8</td>
<td>PD10DRV</td>
<td>0, RW</td>
<td>Vendor power down control test</td>
</tr>
<tr>
<td>19.7</td>
<td>PD100DL</td>
<td>0, RW</td>
<td>Vendor power down control test</td>
</tr>
<tr>
<td>19.6</td>
<td>PDchip</td>
<td>0, RW</td>
<td>Vendor power down control test</td>
</tr>
<tr>
<td>19.5</td>
<td>PDCom</td>
<td>0, RW</td>
<td>Vendor power down control test</td>
</tr>
<tr>
<td>19.4</td>
<td>PDAeq</td>
<td>0, RW</td>
<td>Vendor power down control test</td>
</tr>
<tr>
<td>19.3</td>
<td>PDdrv</td>
<td>0, RW</td>
<td>Vendor power down control test</td>
</tr>
<tr>
<td>19.2</td>
<td>PDedi</td>
<td>0, RW</td>
<td>Vendor power down control test</td>
</tr>
<tr>
<td>19.1</td>
<td>PDedo</td>
<td>0, RW</td>
<td>Vendor power down control test</td>
</tr>
<tr>
<td>19.0</td>
<td>PD10</td>
<td>0, RW</td>
<td>Vendor power down control test</td>
</tr>
</tbody>
</table>

* when selected, the power down value is control by Register 20.0

### 8.12 (Specified config) Register – 20

<table>
<thead>
<tr>
<th>Bit</th>
<th>Bit Name</th>
<th>Default</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>20.15</td>
<td>TSTSE1</td>
<td>0,RW</td>
<td>Vendor test select control</td>
</tr>
<tr>
<td>20.14</td>
<td>TSTSE2</td>
<td>0,RW</td>
<td>Vendor test select control</td>
</tr>
<tr>
<td>20.13</td>
<td>FORCE_TXSD</td>
<td>0,RW</td>
<td>Force Signal Detect 1: force SD signal OK in 100M 0: normal SD signal.</td>
</tr>
<tr>
<td>20.12</td>
<td>FORCE_FEF</td>
<td>0,RW</td>
<td>Vendor test select control</td>
</tr>
<tr>
<td>20.11-20.8</td>
<td>Reserved</td>
<td>0, RO</td>
<td>Reserved Read as 0, ignore on write</td>
</tr>
<tr>
<td>20.7</td>
<td>MDIX_CNTL</td>
<td>MDI/MDIX, RO</td>
<td>The polarity of MDI/MDIX value 1: MDIX mode 0: MDI mode</td>
</tr>
<tr>
<td>20.6</td>
<td>AutoNeg_lpbk</td>
<td>0,RW</td>
<td>Auto-negotiation Loopback 1: test internal digital auto-negotiation Loopback 0: normal.</td>
</tr>
<tr>
<td>20.5</td>
<td>Mdx_fix Value</td>
<td>0, RW</td>
<td>MDIX_CNTL force value: When Mdx_down = 1, MDIX_CNTL value depend on the register value.</td>
</tr>
<tr>
<td>20.4</td>
<td>Mdx_down</td>
<td>0,RW</td>
<td>AUTO-MDIX Down</td>
</tr>
<tr>
<td>Field</td>
<td>Description</td>
<td>Access</td>
<td>Notes</td>
</tr>
<tr>
<td>---------</td>
<td>------------------------------------------</td>
<td>--------</td>
<td>----------------------------------------------------------------------</td>
</tr>
<tr>
<td>20.3</td>
<td>MonSel1</td>
<td>0,RW</td>
<td>Vendor monitor select</td>
</tr>
<tr>
<td>20.2</td>
<td>MonSel0</td>
<td>0,RW</td>
<td>Vendor monitor select</td>
</tr>
<tr>
<td>20.1</td>
<td>Reserved</td>
<td>0,RW</td>
<td>Force to 0, in application</td>
</tr>
<tr>
<td>20.0</td>
<td>PD_value</td>
<td>0,RW</td>
<td>Power down control value</td>
</tr>
</tbody>
</table>

Manual force MDI/MDIX.
0: Enable AUTO-MDI
1: Disable AUTO-MDI, MDIX_CNTL value depend on 20.5

Decision the value of each field Register 19.
1: power down
0: normal
9. Functional Description

9.1 Host Interface
The host interface is a general processor local bus that uses chip select (pin CS#) to access DM9000A. Pin CS# is default low active which can be re-defined by EEPROM setting.

There are only two addressing ports through the access of the host interface. One port is the INDEX port and the other is the DATA port. The INDEX port is decoded by the pin CMD =0 and the DATA port by the pin CMD =1. The contents of the INDEX port are the register address of the DATA port. Before the access of any register, the address of the register must be saved in the INDEX port.

9.2 Direct Memory Access Control
The DM9000A provides DMA capability to simplify the access of the internal memory. After the programming of the starting address of the internal memory and then issuing a dummy read/write command to load the current data into internal data buffer, the desired location of the internal memory can be accessed by the read/write command registers. The memory's address will be increased with the size that equals to the current operation mode (i.e. the 8-bit or 16-bit mode) and the data of the next location will be loaded into internal data buffer automatically. It is noted that the data of the first access (the dummy read/write command) in a sequential burst should be ignored because the data was the contents of the last read/write command.

The internal memory size is 16K bytes. The first location of 3K bytes is used for the data buffer of the packet transmission. The other 13K bytes are used for the buffer of the receiving packets. So in the write memory operation, when the bit 7 of IMR is set, the memory address increment will wrap to location 0x0000 if the end of address (i.e. 16K) is reached.

9.3 Packet Transmission
There are two packets, sequentially named as index I and index II, that can be stored in the TX SRAM at the same time. The index register 02h controls the insertion of CRC and pads. Their statuses are recorded at index registers 03h and 04h respectively.

The start address of transmission is 00h and the current packet is index I after software or hardware reset. Firstly write data to the TX SRAM using the DMA port, and then write the byte count to byte_count register at index register 0fch and 0fdh. Set the bit 1 of control register. The DM9000A starts to transmit the index I packet. Before the transmission of the index I packet ends, the data of the next (index II) packet can be moved to TX SRAM. After the index I packet ends the transmission, write the byte count data of the index II to BYTE_COUNT register and then set the bit 1 of control register to transmit the index II packet. The following packets, named index I, II, I, II,…, use the same way to be transmitted.

9.4 Packet Reception
The RX SRAM is a ring data structure. The start address of RX SRAM is 0C00h after software or hardware reset. Each packet has a 4-byte header followed by the data of the reception packet which CRC field is included. The format of the 4-byte header is 01h, status, BYTE_COUNT low, and BYTE_COUNT high. It is noted that the start address of each packet is in the proper address boundary which depends on the operation mode (the 8-bit or 16-bit).
9.5 100Base-TX Operation

The transmitter section contains the following functional blocks:
- 4B5B Encoder
- Scrambler
- Parallel to Serial Converter
- NRZ to NRZI Converter
- NRZI to MLT-3
- MLT-3 Driver

9.5.1 4B5B Encoder

The 4B5B encoder converts 4-bit (4B) nibble data generated by the MAC Reconciliation Layer into a 5-bit (5B) code group for transmission, see reference Table 1. This conversion is required for control and packet data to be combined in code groups. The 4B5B encoder substitutes the first 8 bits of the MAC preamble with a J/K code-group pair (11000 10001) upon transmit. The 4B5B encoder continues to replace subsequent 4B preamble and data nibbles with corresponding 5B code-groups. At the end of the transmit packet, upon the deassertion of the Transmit Enable signal from the MAC Reconciliation layer, the 4B5B encoder injects the T/R code-group pair (01101 00111) indicating the end of frame. After the T/R code-group pair, the 4B5B encoder continuously injects IDLEs into the transmit data stream until Transmit Enable is asserted and the next transmit packet is detected.

The DM9000A includes a Bypass 4B5B conversion option within the 100Base-TX Transmitter for support of applications like 100 Mbps repeaters which do not require 4B5B conversion.

9.5.2 Scrambler

The scrambler is required to control the radiated emissions (EMI) by spreading the transmit energy across the frequency spectrum at the media connector and on the twisted pair cable in 100Base-TX operation. By scrambling the data, the total energy presented to the cable is randomly distributed over a wide frequency range. Without the scrambler, energy levels on the cable could peak beyond FCC limitations at frequencies related to the repeated 5B sequences, like the continuous transmission of IDLE symbols. The scrambler output is combined with the NRZ 5B data from the code-group encoder via an XOR logic function. The result is a scrambled data stream with sufficient randomization to decrease radiated emissions at critical frequencies.

9.5.3 Parallel to Serial Converter

The Parallel to Serial Converter receives parallel 5B scrambled data from the scrambler, and serializes it (converts it from a parallel to a serial data stream). The serialized data stream is then presented to the NRZ to NRZI encoder block.

9.5.4 NRZ to NRZI Encoder

After the transmit data stream has been scrambled and serialized, the data must be NRZI encoded for compatibility with the TP-PMD standard, for 100Base-TX transmission over Category-5 unshielded twisted pair cable.

9.5.5 MLT-3 Converter

The MLT-3 conversion is accomplished by converting the data stream output, from the NRZI encoder into two binary data streams, with alternately phased logic one event.

9.5.6 MLT-3 Driver

The two binary data streams created at the MLT-3 converter are fed to the twisted pair output driver, which converts these streams to current sources and alternately drives either side of the transmit transformer’s primary winding, resulting in a minimal current MLT-3 signal.
### 9.5.7 4B5B Code Group

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Meaning</th>
<th>4B code</th>
<th>5B Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Data 0</td>
<td>0000</td>
<td>11110</td>
</tr>
<tr>
<td>1</td>
<td>Data 1</td>
<td>0010</td>
<td>10100</td>
</tr>
<tr>
<td>2</td>
<td>Data 2</td>
<td>0100</td>
<td>01010</td>
</tr>
<tr>
<td>3</td>
<td>Data 3</td>
<td>0111</td>
<td>01011</td>
</tr>
<tr>
<td>4</td>
<td>Data 4</td>
<td>0101</td>
<td>01111</td>
</tr>
<tr>
<td>5</td>
<td>Data 5</td>
<td>0110</td>
<td>10010</td>
</tr>
<tr>
<td>6</td>
<td>Data 6</td>
<td>0111</td>
<td>10011</td>
</tr>
<tr>
<td>7</td>
<td>Data 7</td>
<td>1000</td>
<td>10111</td>
</tr>
<tr>
<td>8</td>
<td>Data 8</td>
<td>1001</td>
<td>10111</td>
</tr>
<tr>
<td>9</td>
<td>Data 9</td>
<td>1010</td>
<td>10110</td>
</tr>
<tr>
<td>A</td>
<td>Data A</td>
<td>1011</td>
<td>10111</td>
</tr>
<tr>
<td>B</td>
<td>Data B</td>
<td>1100</td>
<td>11010</td>
</tr>
<tr>
<td>C</td>
<td>Data C</td>
<td>1101</td>
<td>11011</td>
</tr>
<tr>
<td>D</td>
<td>Data D</td>
<td>1110</td>
<td>11100</td>
</tr>
<tr>
<td>E</td>
<td>Data E</td>
<td>1111</td>
<td>11101</td>
</tr>
<tr>
<td>F</td>
<td>Data F</td>
<td>1111</td>
<td>11111</td>
</tr>
<tr>
<td>I</td>
<td>Idle</td>
<td>undefined</td>
<td>11111</td>
</tr>
<tr>
<td>J</td>
<td>SFD (1)</td>
<td>0101</td>
<td>11000</td>
</tr>
<tr>
<td>K</td>
<td>SFD (2)</td>
<td>0101</td>
<td>10001</td>
</tr>
<tr>
<td>T</td>
<td>ESD (1)</td>
<td>undefined</td>
<td>01101</td>
</tr>
<tr>
<td>R</td>
<td>ESD (2)</td>
<td>undefined</td>
<td>00111</td>
</tr>
<tr>
<td>H</td>
<td>Error</td>
<td>undefined</td>
<td>00100</td>
</tr>
<tr>
<td>V</td>
<td>Invalid</td>
<td>undefined</td>
<td>00000</td>
</tr>
<tr>
<td>V</td>
<td>Invalid</td>
<td>undefined</td>
<td>00001</td>
</tr>
<tr>
<td>V</td>
<td>Invalid</td>
<td>undefined</td>
<td>00010</td>
</tr>
<tr>
<td>V</td>
<td>Invalid</td>
<td>undefined</td>
<td>00011</td>
</tr>
<tr>
<td>V</td>
<td>Invalid</td>
<td>undefined</td>
<td>00101</td>
</tr>
<tr>
<td>V</td>
<td>Invalid</td>
<td>undefined</td>
<td>00110</td>
</tr>
<tr>
<td>V</td>
<td>Invalid</td>
<td>undefined</td>
<td>01000</td>
</tr>
<tr>
<td>V</td>
<td>Invalid</td>
<td>undefined</td>
<td>01100</td>
</tr>
<tr>
<td>V</td>
<td>Invalid</td>
<td>undefined</td>
<td>10000</td>
</tr>
<tr>
<td>V</td>
<td>Invalid</td>
<td>undefined</td>
<td>11001</td>
</tr>
</tbody>
</table>

Table 1
9.6 100Base-TX Receiver

The 100Base-TX receiver contains several function blocks that convert the scrambled 125Mb/s serial data to synchronous 4-bit nibble data. The receive section contains the following functional blocks:

- Signal Detect
- Digital Adaptive Equalization
- MLT-3 to Binary Decoder
- Clock Recovery Module
- NRZI to NRZ Decoder
- Serial to Parallel
- Descrambler
- Code Group Alignment
- 4B5B Decoder

9.6.1 Signal Detect

The signal detect function meets the specifications mandated by the ANSI XT12 TP-PMD 100Base-TX standards for both voltage thresholds and timing parameters.

9.6.2 Adaptive Equalization

When transmitting data over copper twisted pair cable at high speed, attenuation based on frequency becomes a concern. In high speed twisted pair signaling, the frequency content of the transmitted signal can vary greatly during normal operation based on the randomness of the scrambled data stream. This variation in signal attenuation, caused by frequency variations, must be compensated for to ensure the integrity of the received data. In order to ensure quality transmission when employing MLT-3 encoding, the compensation must be able to adapt to various cable lengths and cable types depending on the installed environment. The selection of long cable lengths and cable types requires significant compensation, which will be over-killed in a situation that includes shorter, less attenuating cable lengths. Conversely, the selection of short or intermediate cable lengths requiring less compensation will cause serious under-compensation for longer length cables. Therefore, the compensation or equalization must be adaptive to ensure proper conditioning of the received signal independent of the cable length.

9.6.3 MLT-3 to NRZI Decoder

The DM9000A decodes the MLT-3 information from the Digital Adaptive Equalizer into NRZI data.

9.6.4 Clock Recovery Module

The Clock Recovery Module accepts NRZI data from the MLT-3 to NRZI decoder. The Clock Recovery Module locks onto the data stream and extracts the 125Mhz reference clock. The extracted and synchronized clock and data are presented to the NRZI to NRZ decoder.

9.6.5 NRZI to NRZ

The transmit data stream is required to be NRZI encoded for compatibility with the TP-PMD standard for 100Base-TX transmission over Category-5 unshielded twisted pair cable. This conversion process must be reversed on the receive end. The NRZI to NRZ decoder, receives the NRZI data stream from the Clock Recovery Module and converts it to a NRZ data stream to be presented to the Serial to Parallel conversion block.

9.6.6 Serial to Parallel

The Serial to Parallel Converter receives a serial data stream from the NRZI to NRZ converter. It converts the data stream to parallel data to be presented to the descrambler.

9.6.7 Descrambler

Because of the scrambling process requires to control the radiated emissions of transmit data streams, the receiver must descramble the receive data streams. The descrambler receives scrambled parallel data streams from the Serial to Parallel converter, and it descrambles the data streams, and presents the data streams to the Code Group alignment block.
9.6.8 Code Group Alignment
The Code Group Alignment block receives un-aligned 5B data from the descrambler and converts it into 5B code group data. Code Group Alignment occurs after the J/K is detected, and subsequent data is aligned on a fixed boundary.

9.6.9 4B5B Decoder
The 4B5B Decoder functions as a look-up table that translates incoming 5B code groups into 4B (Nibble) data. When receiving a frame, the first 2 5-bit code groups receive the start-of-frame delimiter (J/K symbols). The J/K symbol pair is stripped and two nibbles of preamble pattern are substituted. The last two code groups are the end-of-frame delimiter (T/R Symbols).

The T/R symbol pair is also stripped from the nibble, presented to the Reconciliation layer.

9.7 10Base-T Operation
The 10Base-T transceiver is IEEE 802.3u compliant. When the DM9000A is operating in 10Base-T mode, the coding scheme is Manchester. Data processed for transmit is presented in nibble format, converted to a serial bit stream, then the Manchester encoded. When receiving, the bit stream, encoded by the Manchester, is decoded and converted into nibble format.

9.8 Collision Detection
For half-duplex operation, a collision is detected when the transmit and receive channels are active simultaneously. Collision detection is disabled in full duplex operation.

9.9 Carrier Sense
Carrier Sense (CRS) is asserted in half-duplex operation during transmission or reception of data. During full-duplex mode, CRS is asserted only during receive operations.

9.10 Auto-Negotiation
The objective of Auto-negotiation is to provide a means to exchange information between linked devices and to automatically configure both devices to take maximum advantage of their abilities. It is important to note that Auto-negotiation does not test the characteristics of the linked segment. The Auto-Negotiation function provides a means for a device to advertise supported modes of operation to a remote link partner, acknowledge the receipt and understanding of common modes of operation, and to reject un-shared modes of operation. This allows devices on both ends of a segment to establish a link at the best common mode of operation. If more than one common mode exists between the two devices, a mechanism is provided to allow the devices to resolve to a single mode of operation using a predetermined priority resolution function.

Auto-negotiation also provides a parallel detection function for devices that do not support the Auto-negotiation feature. During Parallel detection there is no exchange of information of configuration. Instead, the receive signal is examined. If it is discovered that the signal matches a technology, which the receiving device supports, a connection will be automatically established using that technology. This allows devices not to support Auto-negotiation but support a common mode of operation to establish a link.
9.11 Power Reduced Mode

The Signal detect circuit is always turned to monitor whether there is any signal on the media (cable disconnected). The DM9000A automatically turns off the power and enters the Power Reduced mode, whether its operation mode is N-way or force mode. When enters the Power Reduced mode, the transmit circuit still sends out fast link pules with minimum power consumption. If a valid signal is detected from the media, which might be N-ways fast link pules, 10Base-T normal link pules, or 100Base-TX MLT3 signals, the device will wake up and resume a normal operation mode.

That can be writing Zero to PHY Reg. 16.4 to disable Power Reduced mode.

9.11.1 Power Down Mode

The PHY Reg.0.11 can be set high to enter the Power Down mode, which disables all transmit and receive functions, except the access of PHY registers.

9.11.2 Reduced Transmit Power Mode

The additional Transmit power reduction can be gained by designing with 1.25:1 turns ration magnetic on its TX side and using a 8.5KΩ resistor on BGRES and AGND pins, and the TXO+/TXO- pulled high resistors should be changed from 50Ω to 78Ω. This configuration could be reduced about 20% transmit power.
10. DC and AC Electrical Characteristics

10.1 Absolute Maximum Ratings (25°C)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min.</th>
<th>Max.</th>
<th>Unit</th>
<th>Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>DVDD</td>
<td>Supply Voltage</td>
<td>-0.3</td>
<td>3.6</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>VIN</td>
<td>DC Input Voltage (VIN)</td>
<td>-0.5</td>
<td>5.5</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>VOUT</td>
<td>DC Output Voltage (VOUT)</td>
<td>-0.3</td>
<td>3.6</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>Tstg</td>
<td>Storage Temperature</td>
<td>-65</td>
<td>+150</td>
<td>°C</td>
<td></td>
</tr>
<tr>
<td>TC</td>
<td>Case Temperature</td>
<td>0</td>
<td>+85</td>
<td>°C</td>
<td></td>
</tr>
<tr>
<td>TA</td>
<td>Ambient Temperature</td>
<td>0</td>
<td>+70</td>
<td>°C</td>
<td></td>
</tr>
<tr>
<td>LT</td>
<td>Lead Temperature</td>
<td>-</td>
<td>+235</td>
<td>°C</td>
<td></td>
</tr>
</tbody>
</table>

10.1.1 Operating Conditions

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min.</th>
<th>Max.</th>
<th>Unit</th>
<th>Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>DVDD</td>
<td>Supply Voltage</td>
<td>3.135</td>
<td>3.465</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>Tc</td>
<td>Case Reserve</td>
<td>---</td>
<td>85</td>
<td>°C</td>
<td></td>
</tr>
<tr>
<td>PD</td>
<td>(Power Dissipation)</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>100BASE-TX</td>
<td></td>
<td>---</td>
<td>87</td>
<td>mA</td>
<td>3.3V</td>
</tr>
<tr>
<td>10BASE-T TX (100% utilization)</td>
<td></td>
<td>---</td>
<td>92</td>
<td>mA</td>
<td>3.3V</td>
</tr>
<tr>
<td>10BASE-T idle</td>
<td></td>
<td>---</td>
<td>38</td>
<td>mA</td>
<td>3.3V</td>
</tr>
<tr>
<td>Auto-negotiation</td>
<td></td>
<td>---</td>
<td>56</td>
<td>mA</td>
<td>3.3V</td>
</tr>
<tr>
<td>Power Reduced Mode (without cable)</td>
<td></td>
<td>---</td>
<td>31</td>
<td>mA</td>
<td>3.3V</td>
</tr>
<tr>
<td>Power Down Mode</td>
<td></td>
<td>---</td>
<td>21</td>
<td>mA</td>
<td>3.3V</td>
</tr>
</tbody>
</table>

10.2 DC Electrical Characteristics (VDD = 3.3V)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min.</th>
<th>Typ.</th>
<th>Max.</th>
<th>Unit</th>
<th>Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>Inputs</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VIL</td>
<td>Input Low Voltage</td>
<td>-</td>
<td>-</td>
<td>0.8</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>VIH</td>
<td>Input High Voltage</td>
<td>2.0</td>
<td>-</td>
<td>-</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>IIL</td>
<td>Input Low Leakage Current</td>
<td>-1</td>
<td>-</td>
<td>-</td>
<td>uA</td>
<td>VIN = 0.0V</td>
</tr>
<tr>
<td>IIH</td>
<td>Input High Leakage Current</td>
<td>-</td>
<td>-</td>
<td>1</td>
<td>uA</td>
<td>VIN = 3.3V</td>
</tr>
<tr>
<td>Outputs</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VOL</td>
<td>Output Low Voltage</td>
<td>-</td>
<td>-</td>
<td>0.4</td>
<td>V</td>
<td>IOL = 4mA</td>
</tr>
<tr>
<td>VOH</td>
<td>Output High Voltage</td>
<td>2.4</td>
<td>-</td>
<td>-</td>
<td>V</td>
<td>IOH = -4mA</td>
</tr>
<tr>
<td>Receiver</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VCM</td>
<td>RX+/RX- Common Mode Input Voltage</td>
<td>-</td>
<td>2.5</td>
<td>-</td>
<td>V</td>
<td>100 Ω Termination Across</td>
</tr>
<tr>
<td>Transmitter</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VTD100</td>
<td>100TX+/- Differential Output Voltage</td>
<td>1.9</td>
<td>2.0</td>
<td>2.1</td>
<td>V</td>
<td>Peak to Peak</td>
</tr>
<tr>
<td>VTD10</td>
<td>10TX+/- Differential Output Voltage</td>
<td>4.4</td>
<td>5</td>
<td>5.6</td>
<td>V</td>
<td>Peak to Peak</td>
</tr>
<tr>
<td>ITD100</td>
<td>100TX+/- Differential Output Current</td>
<td>[19]</td>
<td>[20]</td>
<td>[21]</td>
<td>mA</td>
<td>Absolute Value</td>
</tr>
<tr>
<td>ITD10</td>
<td>10TX+/- Differential Output Current</td>
<td>[44]</td>
<td>[50]</td>
<td>[56]</td>
<td>mA</td>
<td>Absolute Value</td>
</tr>
</tbody>
</table>
### 10.3 AC Electrical Characteristics & Timing Waveforms

#### 10.3.1 TP Interface

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min.</th>
<th>Typ.</th>
<th>Max.</th>
<th>Unit</th>
<th>Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>tTR/F</td>
<td>100TX+- Differential Rise/Fall Time</td>
<td>3.0</td>
<td>-</td>
<td>5.0</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>tTM</td>
<td>100TX+- Differential Rise/Fall Time Mismatch</td>
<td>0</td>
<td>-</td>
<td>0.5</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>tTDC</td>
<td>100TX+- Differential Output Duty Cycle Distortion</td>
<td>0</td>
<td>-</td>
<td>0.5</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>Tt/T</td>
<td>100TX+- Differential Output Peak-to-Peak Jitter</td>
<td>0</td>
<td>-</td>
<td>1.4</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>XOST</td>
<td>100TX+- Differential Voltage Overshoot</td>
<td>0</td>
<td>-</td>
<td>5</td>
<td>%</td>
<td></td>
</tr>
</tbody>
</table>

#### 10.3.2 Oscillator/Crystal Timing

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min.</th>
<th>Typ.</th>
<th>Max.</th>
<th>Unit</th>
<th>Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>TCKC</td>
<td>OSC Clock Cycle</td>
<td>39.998</td>
<td>40</td>
<td>40.002</td>
<td>ns</td>
<td>50ppm</td>
</tr>
<tr>
<td>TPWH</td>
<td>OSC Pulse Width High</td>
<td>16</td>
<td>20</td>
<td>24</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>TPWL</td>
<td>OSC Pulse Width Low</td>
<td>16</td>
<td>20</td>
<td>24</td>
<td>ns</td>
<td></td>
</tr>
</tbody>
</table>

#### 10.3.3 Processor I/O Read Timing

![Timing Diagram]

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min.</th>
<th>Typ.</th>
<th>Max.</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>T1</td>
<td>CS#.CMD valid to IOR# valid</td>
<td>0</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>T2</td>
<td>IOR# width</td>
<td>10</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>T3</td>
<td>System Data(SD) Delay time</td>
<td>3</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>T4</td>
<td>IOR# invalid to System Data(SD) invalid</td>
<td>3</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>T5</td>
<td>IOR# invalid to CS#.CMD invalid</td>
<td>0</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>T6</td>
<td>IOR# invalid to next IOR#/IOW# valid When read DM9000A register</td>
<td>2</td>
<td></td>
<td></td>
<td>clk*</td>
</tr>
<tr>
<td>T6</td>
<td>IOR# invalid to next IOR#/IOW# valid When read DM9000A memory with F0h register</td>
<td>4</td>
<td></td>
<td></td>
<td>clk*</td>
</tr>
<tr>
<td>T2+T6</td>
<td>IOR# invalid to next IOR#/IOW# valid When read DM9000A memory with F2h register</td>
<td>1</td>
<td></td>
<td></td>
<td>clk*</td>
</tr>
<tr>
<td>T7</td>
<td>CS#.CMD valid to IO16 valid</td>
<td>3</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>T8</td>
<td>CS#.CMD invalid to IO16 invalid</td>
<td>3</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
</tbody>
</table>

*Note: (the default clk period is 20ns)

1. The IO16 is valid when the SD bus width is 16-bit and the system address is DATA port (i.e. CMD is high) and the value of INDEX port is memory data register index. (ex. F0H, F2H, F6H or F8H)
10.3.4 Processor I/O Write Timing

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min.</th>
<th>Typ.</th>
<th>Max.</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>T1</td>
<td>CS#,CMD valid to IOW# valid</td>
<td>0</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>T2</td>
<td>IOW# Width</td>
<td>10</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>T3</td>
<td>System Data(SD) Setup Time</td>
<td>10</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>T4</td>
<td>System Data(SD) Hold Time</td>
<td>3</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>T5</td>
<td>IOW# Invalid to CS#,CMD Invalid</td>
<td>0</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>T6</td>
<td>IOW# Invalid to next IOW#/IOR# valid</td>
<td>1</td>
<td></td>
<td></td>
<td>clk*</td>
</tr>
<tr>
<td></td>
<td>When write DM9000A INDEX port</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>T6</td>
<td>IOW# Invalid to next IOW#/IOR# valid</td>
<td>2</td>
<td></td>
<td></td>
<td>clk*</td>
</tr>
<tr>
<td></td>
<td>When write DM9000A DATA port</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>T7</td>
<td>CS#,CMD Valid to IO16 valid</td>
<td>3</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>T8</td>
<td>CS#,CMD Invalid to IO16 invalid</td>
<td>3</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
</tbody>
</table>

Note : (the default clk period is 20ns)

1. The IO16 is valid when the SD bus width is 16-bit and system address is DATA port (i.e. CMD is high) and the value of INDEX port is memory data register index (ex. F0H, F2H, F6H or F8H)
10.3.5 EEPROM Interface Timing

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter Description</th>
<th>Min.</th>
<th>Typ.</th>
<th>Max.</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>T1</td>
<td>EECK Frequency</td>
<td>0.375</td>
<td></td>
<td></td>
<td>Mhz</td>
</tr>
<tr>
<td>T2</td>
<td>EECS Setup Time</td>
<td>500</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>T3</td>
<td>EECS Hold Time</td>
<td>2166</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>T4</td>
<td>EEDIO Setup Time when output</td>
<td>480</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>T5</td>
<td>EEDIO Hold Time when output</td>
<td>2200</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>T6</td>
<td>EEDIO Setup Time when input</td>
<td>8</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>T7</td>
<td>EEDIO Hold Time when input</td>
<td>8</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
</tbody>
</table>
11. Application Notes

11.1 Network Interface Signal Routing

Place the transformer as close as possible to the RJ-45 connector. Place all the 50 Ω resistors as close as possible to the DM9000A RXI and TXO pins. Traces routed from RXI and TXO to the transformer should run in close pairs directly to the transformer. The designer should be careful not to cross the transmit and receive pairs. As always, vias should be avoided as much as possible. The network interface should be void of any signals other than the TXO and RXI pins between the RJ-45 to the transformer and the transformer to the DM9000A. There should be no power or ground planes in the area under the network side of the transformer to include the area under the RJ-45 connector. (Refer to Figure 11-4 and 11-5) Keep chassis ground away from all active signals. The RJ-45 connector and any unused pins should be tied to chassis ground through a resistor divider network and a 2KV bypass capacitor.

The Band Gap resistor should be placed as physically close as pins 1 and 48 as possible (refer to Figure 11-1 and 11-2). The designer should not run any high-speed signal near the Band Gap resistor placement.

11.2 10Base-T/100Base-TX Auto MDI-X Application

---

**Figure 11-1 Auto MDIX Application**

---
11.3 10Base-T/100Base-TX (Non Auto MDIX Transformer Application)

Figure 11-2 Non Auto MDIX Transformer Application
11.4 Power Decoupling Capacitors

Davicom Semiconductor recommends placing all the decoupling capacitors for all power supply pins as close as possible to the power pads of the DM9000A (The best placed distance is < 3mm from pin). The recommended decoupling capacitor is 0.1 nF or 0.01 nF, as required by the design layout.

Figure 11-3 Power Decoupling Capacitors
11.5 Ground Plane Layout
Davicom Semiconductor recommends a single ground plane approach to minimize EMI. Ground plane partitioning can cause increased EMI emissions that could make the network interface card not comply with specific FCC regulations (part 15). Figure 11-4 shows a recommended ground layout scheme.

Figure 11-4 Ground Plane Layout
11.6 Power Plane Partitioning

The power planes should be approximately illustrated in Figure 11-5.

Figure 11-5 Power Plane Partitioning
11.7 Magnetics Selection Guide

Refer to Table 2 for transformer requirements. Transformers, meeting these requirements, are available from a variety of magnetic manufacturers. Designers should test and qualify all magnetics before using them in an application. The transformers listed in Table 2 are electrical equivalents, but may not be pin-to-pin equivalents.

<table>
<thead>
<tr>
<th>Manufacturer</th>
<th>Part Number</th>
</tr>
</thead>
<tbody>
<tr>
<td>Pulse Engineering</td>
<td>PE-68515, H1078, H1012, H1102</td>
</tr>
<tr>
<td>Delta</td>
<td>LF8200, LF8221x</td>
</tr>
<tr>
<td>YCL</td>
<td>20PMT04, 20PMT05, PH163112, YCL 0303, PH163539 *(Auto MDIX)</td>
</tr>
<tr>
<td>Halo</td>
<td>TG22-3506ND, TD22-3506G1, TG22-S010ND, TG22-S012ND, TG110-S050N2</td>
</tr>
<tr>
<td>Nano Pulse Inc.</td>
<td>NPI 6181-37, NPI 6120-30, NPI 6120-37, NPI 6170-30</td>
</tr>
<tr>
<td>Fil-Mag</td>
<td>PT41715</td>
</tr>
<tr>
<td>Bel Fuse</td>
<td>S558-5999-01, S558-5999-W2</td>
</tr>
<tr>
<td>Valor</td>
<td>ST6114, ST6118</td>
</tr>
<tr>
<td>Macronics</td>
<td>HS2123, HS2213</td>
</tr>
<tr>
<td>Bothhand</td>
<td>TS6121C, 16ST8515, 16ST1086</td>
</tr>
</tbody>
</table>

Table 2

11.8 Crystal Selection Guide

A crystal can be used to generate the 25MHz reference clock instead of an oscillator. The crystal must be a fundamental type, and series-resonant. Connects to pins X1 and X2, and shunts each crystal lead to ground with a 22pf capacitor (see figure 11-6).

![Crystal Circuit Diagram](image-url)

Figure 11-6
Crystal Circuit Diagram
12. Package Information

LQFP 48L (F.P. 2mm) Outline Dimensions

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Dimensions in inches</th>
<th>Dimensions in mm</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>A1</td>
<td>0.002</td>
<td>-</td>
</tr>
<tr>
<td>A2</td>
<td>0.053</td>
<td>0.055</td>
</tr>
<tr>
<td>b</td>
<td>0.007</td>
<td>0.009</td>
</tr>
<tr>
<td>b1</td>
<td>0.007</td>
<td>0.008</td>
</tr>
<tr>
<td>C</td>
<td>0.004</td>
<td>-</td>
</tr>
<tr>
<td>C1</td>
<td>0.004</td>
<td>-</td>
</tr>
<tr>
<td>D</td>
<td>0.354BSC</td>
<td>9.00BSC</td>
</tr>
<tr>
<td>D1</td>
<td>0.276BSC</td>
<td>7.00BSC</td>
</tr>
<tr>
<td>E</td>
<td>0.354BSC</td>
<td>9.00BSC</td>
</tr>
<tr>
<td>E1</td>
<td>0.276BSC</td>
<td>7.00BSC</td>
</tr>
<tr>
<td>L</td>
<td>0.018</td>
<td>0.024</td>
</tr>
<tr>
<td>φ</td>
<td>0-12°</td>
<td>0-12°</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Dimensions in inches</th>
<th>Dimensions in mm</th>
</tr>
</thead>
<tbody>
<tr>
<td>L1</td>
<td>0.039REF</td>
<td>1.00REF</td>
</tr>
<tr>
<td>y</td>
<td>0.003MAX</td>
<td>0.08MAX</td>
</tr>
</tbody>
</table>

Notes:
1. To be determined at seating plane.
2. Dimensions D1 and E1 do not include mold protrusion. D1 and E1 are maximum plastic body size dimensions including mold mismatch.
3. Dimensions b does not include dambar protrusion. Total in excess of the b dimension at maximum material condition. Dambar cannot be located on the lower radius of the foot.
4. Exact shape of each corner is optional.
5. These dimensions apply to the flat section of the lead between 0.10mm and 0.25mm from the lead tip.
6. A1 is defined as the distance from the seating plane to the lowest point of the package body.
7. Controlling dimension: millimeter.
8. Reference documents: JEDEC MS-026, BBC.
13. Ordering Information

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Pin Count</th>
<th>Package</th>
</tr>
</thead>
<tbody>
<tr>
<td>DM9000AE</td>
<td>48</td>
<td>LQFP</td>
</tr>
<tr>
<td>DM9000AEP</td>
<td>48</td>
<td>LQFP (Pb-Free)</td>
</tr>
</tbody>
</table>

Disclaimer
The information appearing in this publication is believed to be accurate. Integrated circuits sold by DAVICOM Semiconductor are covered by the warranty and patent indemnification provisions stipulated in the terms of sale only. DAVICOM makes no warranty, express, statutory, implied or by description regarding the information in this publication or regarding the information in this publication or regarding the freedom of the described chip(s) from patent infringement. FURTHER, DAVICOM MAKES NO WARRANTY OF MERCHANTABILITY OR FITNESS FOR ANY PURPOSE. DAVICOM reserves the right to halt production or alter the specifications and prices at any time without notice. Accordingly, the reader is cautioned to verify that the data sheets and other information in this publication are current before placing orders. Products described herein are intended for use in normal commercial applications. Applications involving unusual environmental or reliability requirements, e.g. military equipment or medical life support equipment, are specifically not recommended without additional processing by DAVICOM for such applications. Please note that application circuits illustrated in this document are for reference purposes only.

DAVICOM’s terms and conditions printed on the order acknowledgment govern all sales by DAVICOM. DAVICOM will not be bound by any terms inconsistent with these unless DAVICOM agrees otherwise in writing. Acceptance of the buyer’s orders shall be based on these terms.

Company Overview
DAVICOM Semiconductor Inc. develops and manufactures integrated circuits for integration into data communication products. Our mission is to design and produce IC products that are the industry’s best value for Data, Audio, Video, and Internet/Intranet applications. To achieve this goal, we have built an organization that is able to develop chipsets in response to the evolving technology requirements of our customers while still delivering products that meet their cost requirements.

Products
We offer only products that satisfy high performance requirements and which are compatible with major hardware and software standards. Our currently available and soon to be released products are based on our proprietary designs and deliver high quality, high performance chipsets that comply with modern communication standards and Ethernet networking standards.

Contact Windows
For additional information about DAVICOM products, contact the sales department at:

Headquarters
Hsin-chu Office:
No.6 Li-Hsin Rd. VI,
Science-based Industrial Park,
Hsin-chu City, Taiwan, R.O.C.
TEL: 886-3-5798797
FAX: 886-3-5646929

WARNING
Conditions beyond those listed for the absolute maximum may destroy or damage the products. In addition, conditions for sustained periods at near the limits of the operating ranges will stress and may temporarily (and permanently) affect and damage structure, performance and/or function.